Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8eccfdc4 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Enable dynamic dsi clk switch feature on bengal"

parents b0a852c4 c89084ce

qcom/bengal-sde-display.dtsi

+10 −1
Original line number Diff line number Diff line
@@ -144,6 +144,9 @@ 
	qcom,mdss-dsi-panel-status-value = <0x1c>;

	qcom,mdss-dsi-panel-on-check-value = <0x1c>;

	qcom,mdss-dsi-panel-status-read-length = <1>;

	qcom,dsi-dyn-clk-enable;

	qcom,dsi-dyn-clk-list =

		<1055272072 1037684200 1042081168 1046478136 1050875104>;

	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings =
@@ -174,7 +177,13 @@ 
	qcom,mdss-dsi-pan-enable-dynamic-fps;

	qcom,mdss-dsi-pan-fps-update =

		"dfps_immediate_porch_mode_vfp";

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",

				"src_byte_clk0", "src_pixel_clk0",

				"shadow_byte_clk0", "shadow_pixel_clk0";

	qcom,dsi-dyn-clk-enable;

	qcom,dsi-dyn-clk-list =

		<976190400 959920560 963988024 968055480 972122944>;



	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings =

qcom/bengal-sde-pll.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -12,6 +12,7 @@ 
		clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>;

		clock-names = "iface_clk";

		clock-rate = <0>;

		memory-region = <&dfps_data_memory>;

		gdsc-supply = <&mdss_core_gdsc>;

		qcom,dsi-pll-ssc-en;

		qcom,dsi-pll-ssc-mode = "down-spread";

qcom/bengal.dtsi

+6 −1
Original line number Diff line number Diff line
@@ -413,7 +413,7 @@ 
		};



		cont_splash_memory: cont_splash_region@5c000000 {

			reg = <0x0 0x5c000000 0x0 0x01000000>;

			reg = <0x0 0x5c000000 0x0 0x00f00000>;

			label = "cont_splash_region";

		};
@@ -422,6 +422,11 @@ 
			label = "disp_rdump_region";

		};



		dfps_data_memory: dfps_data_region@5cf00000 {

			reg = <0x0 0x5cf00000 0x0 0x0100000>;

			label = "dfps_data_region";

		};



		adsp_mem: adsp_region {

			compatible = "shared-dma-pool";

			alloc-ranges = <0 0x00000000 0 0xffffffff>;