Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 87e0d607 authored by Rocky Hao's avatar Rocky Hao Committed by Heiko Stuebner
Browse files

arm64: dts: rockchip: add thermal nodes for rk3328 SoC 



add thermal zone and dynamic CPU power coefficients for rk3328

Signed-off-by: default avatarRocky Hao <rocky.hao@rock-chips.com>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 20590de2

arch/arm64/boot/dts/rockchip/rk3328.dtsi

+43 −0
Original line number Diff line number Diff line
@@ -47,6 +47,7 @@ 
#include <dt-bindings/pinctrl/rockchip.h>

#include <dt-bindings/power/rk3328-power.h>

#include <dt-bindings/soc/rockchip,boot-mode.h>

#include <dt-bindings/thermal/thermal.h>



/ {

	compatible = "rockchip,rk3328";
@@ -74,6 +75,8 @@ 
			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x0>;

			clocks = <&cru ARMCLK>;

			#cooling-cells = <2>;

			dynamic-power-coefficient = <120>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			operating-points-v2 = <&cpu0_opp_table>;
@@ -84,6 +87,7 @@ 
			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x1>;

			clocks = <&cru ARMCLK>;

			dynamic-power-coefficient = <120>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			operating-points-v2 = <&cpu0_opp_table>;
@@ -94,6 +98,7 @@ 
			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x2>;

			clocks = <&cru ARMCLK>;

			dynamic-power-coefficient = <120>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			operating-points-v2 = <&cpu0_opp_table>;
@@ -104,6 +109,7 @@ 
			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x3>;

			clocks = <&cru ARMCLK>;

			dynamic-power-coefficient = <120>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			operating-points-v2 = <&cpu0_opp_table>;
@@ -400,6 +406,43 @@ 
		interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;

	};



	thermal-zones {

		soc_thermal: soc-thermal {

			polling-delay-passive = <20>;

			polling-delay = <1000>;

			sustainable-power = <1000>;



			thermal-sensors = <&tsadc 0>;



			trips {

				threshold: trip-point0 {

					temperature = <70000>;

					hysteresis = <2000>;

					type = "passive";

				};

				target: trip-point1 {

					temperature = <85000>;

					hysteresis = <2000>;

					type = "passive";

				};

				soc_crit: soc-crit {

					temperature = <95000>;

					hysteresis = <2000>;

					type = "critical";

				};

			};



			cooling-maps {

				map0 {

					trip = <&target>;

					cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;

					contribution = <4096>;

				};

			};

		};



	};



	tsadc: tsadc@ff250000 {

		compatible = "rockchip,rk3328-tsadc";

		reg = <0x0 0xff250000 0x0 0x100>;