Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 81d62da0 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "msm: kgsl: Use correct Highest Bank Bit (HBB) value for LPDDR3 on A702"

parents 037d1f74 17d18b44

drivers/gpu/msm/adreno_a6xx.c

+2 −1
Original line number Diff line number Diff line
@@ -150,7 +150,8 @@ static void a6xx_init(struct adreno_device *adreno_dev) 
	/* LP DDR4 highest bank bit is different and needs to be overridden */

	if (adreno_is_a650(adreno_dev) && of_fdt_get_ddrtype() == 0x7)

		adreno_dev->highest_bank_bit = 15;

	else if (adreno_is_a610(adreno_dev) && of_fdt_get_ddrtype() == 0x5) {

	else if ((adreno_is_a610(adreno_dev) || adreno_is_a702(adreno_dev))

			&& of_fdt_get_ddrtype() == 0x5) {

		/*

		 * LPDDR3 has multiple different highest bank bit value

		 * based on different DDR density. Query this value from