Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 60fc2c46 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ASoC: tx-macro: Allow regcache sync during clock enablement"

parents d6366f2b cd9b0b0b

asoc/codecs/bolero/tx-macro.c

+4 −4
Original line number Original line Diff line number Diff line
@@ -234,11 +234,11 @@ static int tx_macro_mclk_enable(struct tx_macro_priv *tx_priv, 
		}

		}

		bolero_clk_rsc_fs_gen_request(tx_priv->dev,

		bolero_clk_rsc_fs_gen_request(tx_priv->dev,

					true);

					true);

		if (tx_priv->tx_mclk_users == 0) {

		regcache_mark_dirty(regmap);

		regcache_mark_dirty(regmap);

		regcache_sync_region(regmap,

		regcache_sync_region(regmap,

				TX_START_OFFSET,

				TX_START_OFFSET,

				TX_MAX_OFFSET);

				TX_MAX_OFFSET);

		if (tx_priv->tx_mclk_users == 0) {

			/* 9.6MHz MCLK, set value 0x00 if other frequency */

			/* 9.6MHz MCLK, set value 0x00 if other frequency */

			regmap_update_bits(regmap,

			regmap_update_bits(regmap,

				BOLERO_CDC_TX_TOP_CSR_FREQ_MCLK, 0x01, 0x01);

				BOLERO_CDC_TX_TOP_CSR_FREQ_MCLK, 0x01, 0x01);