Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 54c47f15 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add icnss node for lito"

parents 80c0741c b6d72ccb
Loading
Loading
Loading
Loading
+22 −0
Original line number Diff line number Diff line
@@ -2206,6 +2206,28 @@
		qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;
		qcom,iommu-dma = "fastmap";
	};

	icnss: qcom,icnss@18800000 {
		status = "disabled";
		compatible = "qcom,icnss";
		reg = <0x18800000 0x800000>;
		reg-names = "membase";
		interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH /* CE0 */ >,
			     <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH /* CE1 */ >,
			     <GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH /* CE2 */ >,
			     <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH /* CE3 */ >,
			     <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH /* CE4 */ >,
			     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH /* CE5 */ >,
			     <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH /* CE6 */ >,
			     <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH /* CE7 */ >,
			     <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH /* CE8 */ >,
			     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH /* CE9 */ >,
			     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH /* CE10 */ >,
			     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH /* CE11 */ >;
		qcom,smmu-s1-bypass;
		qcom,wlan-msa-memory = <0x200000>;
		qcom,wlan-msa-fixed-region = <&pil_wlan_fw_mem>;
	};
};

#include "lito-pinctrl.dtsi"