Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 42a3ef70 authored by Lipsa Rout's avatar Lipsa Rout Committed by Ritesh Kumar
Browse files

techpack: disp: pll: power on PLL when reading PLL registers 



Reading register of DSI PLL would fail if PLL is not powered
up, so enable DSI PLL power before reading operation.

Change-Id: Ie9933745035392744bb49241342f05a6be9daedc
Signed-off-by: default avatarRay Zhang <rayz@codeaurora.org>
Signed-off-by: default avatarRitesh Kumar <riteshk@codeaurora.org>
Signed-off-by: default avatarLipsa Rout <lrout@codeaurora.org>
parent 2a18ce9e

pll/dsi_pll_10nm.c

+13 −0
Original line number Diff line number Diff line
@@ -207,6 +207,7 @@ static inline int pll_reg_read(void *context, unsigned int reg, 
					unsigned int *val)

{

	int rc = 0;

	u32 data;

	struct mdss_pll_resources *rsc = context;



	rc = mdss_pll_resource_enable(rsc, true);
@@ -215,7 +216,19 @@ static inline int pll_reg_read(void *context, unsigned int reg, 
		return rc;

	}



	/*

	 * DSI PHY/PLL should be both powered on when reading PLL

	 * registers. Since PHY power has been enabled in DSI PHY

	 * driver, only PLL power is needed to enable here.

	 */



	data = MDSS_PLL_REG_R(rsc->phy_base, PHY_CMN_CTRL_0);

	MDSS_PLL_REG_W(rsc->phy_base, PHY_CMN_CTRL_0, data | BIT(5));

	ndelay(250);

	*val = MDSS_PLL_REG_R(rsc->pll_base, reg);



	MDSS_PLL_REG_W(rsc->phy_base, PHY_CMN_CTRL_0, data);



	(void)mdss_pll_resource_enable(rsc, false);



	return rc;