Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 345f8422 authored by Haiying Wang's avatar Haiying Wang Committed by Kumar Gala
Browse files

net/ucc_geth: update riscTx and riscRx in ucc_geth



Change the definition of riscTx and riscRx to unsigned integer instead of
enum, and change their values to support 4 risc allocation if the qe has
4 RISC engines.

Signed-off-by: default avatarHaiying Wang <Haiying.Wang@freescale.com>
Acked-by: default avatarDavid S. Miller <davem@davemloft.net>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 06c44350
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment