Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 18e08dc4 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add NPU_DSP stream IDs for npu"

parents c57858f9 55dc2621
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -15,7 +15,8 @@
		interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq",
					"general_irq";
		iommus = <&apps_smmu 0x1081 0x400>, <&apps_smmu 0x1082 0x400>,
			<&apps_smmu 0x10A1 0x400>, <&apps_smmu 0x10A2 0x400>;
			<&apps_smmu 0x10A1 0x400>, <&apps_smmu 0x10A2 0x400>,
			<&apps_smmu 0x10C1 0x400>, <&apps_smmu 0x10C2 0x400>;

		clocks = <&clock_npucc NPU_CC_XO_CLK>,
				<&clock_npucc NPU_CC_CORE_CLK>,
+2 −1
Original line number Diff line number Diff line
@@ -16,7 +16,8 @@
				<GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq",
					"general_irq";
		iommus = <&apps_smmu 0x1861 0x400>, <&apps_smmu 0x1862 0x400>;
		iommus = <&apps_smmu 0x1861 0x400>, <&apps_smmu 0x1862 0x400>,
			<&apps_smmu 0x1881 0x400>, <&apps_smmu 0x1882 0x400>;

		clocks = <&npucc NPU_CC_XO_CLK>,
				<&npucc NPU_CC_CORE_CLK>,