Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 04434cfa authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Stephen Boyd
Browse files

clk: tegra: Enable PLL_SS for Tegra210 



Make sure the pll_ss ops are compiled even when only building for Tegra210.

Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: default avatarShreshtha Sahu <ssahu@nvidia.com>
Tested-by: default avatarShreshtha Sahu <ssahu@nvidia.com>
Reviewed-by: default avatarJon Mayo <jmayo@nvidia.com>
Tested-by: default avatarThierry Reding <treding@nvidia.com>
Acked-by: default avatarThierry Reding <treding@nvidia.com>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 1a7da877

drivers/clk/tegra/clk-pll.c

+1 −1
Original line number Diff line number Diff line
@@ -2255,7 +2255,7 @@ tegra_clk_register_pllu_tegra114(const char *name, const char *parent_name, 
}

#endif



#if defined(CONFIG_ARCH_TEGRA_124_SOC) || defined(CONFIG_ARCH_TEGRA_132_SOC)

#if defined(CONFIG_ARCH_TEGRA_124_SOC) || defined(CONFIG_ARCH_TEGRA_132_SOC) || defined(CONFIG_ARCH_TEGRA_210_SOC)

static const struct clk_ops tegra_clk_pllss_ops = {

	.is_enabled = clk_pll_is_enabled,

	.enable = clk_pll_enable,