Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 00954c1b authored by Rongjun Ying's avatar Rongjun Ying Committed by Barry Song
Browse files

ARM: dts: sirf: add pin group for USP0 with only RX or TX frame sync for atlas6



add pin groups for USP0 only holding one of TX and RX frame sync. this patch
matches with the change in drivers/pinctrl/sirf.

commit 73f68c01 did this for prima2, but missed prima2. this patch fixes
the problem.

Signed-off-by: default avatarRongjun Ying <rongjun.ying@csr.com>
Signed-off-by: default avatarBarry Song <Baohua.Song@csr.com>
Acked-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent c9eaa447
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment