Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dfeb2d81 authored by Padmanabhan Komanduru's avatar Padmanabhan Komanduru
Browse files

ARM: dts: msm: update the MDSS DSI nodes for SDM439/SDM429 



MDSS DSI PHY is 12nm based process for SDM439/SDM429. Update
the MDSS DSI nodes to take care of this.

Change-Id: I2640a591262248da9477b361607a63a1314c6de7
Signed-off-by: default avatarPadmanabhan Komanduru <pkomandu@codeaurora.org>
parent b3b650b9

arch/arm64/boot/dts/qcom/sdm439-cdp.dtsi

+3 −0
Original line number Diff line number Diff line
@@ -175,7 +175,10 @@ 
	qcom,platform-reset-gpio = <&tlmm 60 0>;

	lab-supply = <&lcdb_ldo_vreg>;

	ibb-supply = <&lcdb_ncp_vreg>;

};



&mdss_dsi1 {

	status = "disabled";

};



&dsi_hx8399c_truly_vid {

arch/arm64/boot/dts/qcom/sdm439-mtp.dtsi

+3 −0
Original line number Diff line number Diff line
@@ -175,7 +175,10 @@ 
	qcom,platform-reset-gpio = <&tlmm 60 0>;

	lab-supply = <&lcdb_ldo_vreg>;

	ibb-supply = <&lcdb_ncp_vreg>;

};



&mdss_dsi1 {

	status = "disabled";

};



&dsi_hx8399c_truly_vid {

arch/arm64/boot/dts/qcom/sdm439.dtsi

+53 −0
Original line number Diff line number Diff line
@@ -269,3 +269,56 @@ 
		"byte1_src";

	#clock-cells = <1>;

};



&mdss_dsi0_pll {

	compatible = "qcom,mdss_dsi_pll_sdm439";

	reg = <0x001a94400 0x400>,

		<0x0184d074 0x8>;

	reg-names = "pll_base", "gdsc_base";

	/delete-property/ qcom,dsi-pll-ssc-en;

	/delete-property/ qcom,dsi-pll-ssc-mode;

	/delete-property/ qcom,ssc-frequency-hz;

	/delete-property/ qcom,ssc-ppm;

};



&mdss_dsi1_pll {

	compatible = "qcom,mdss_dsi_pll_sdm439";

	reg = <0x001a96400 0x400>,

		<0x0184d074 0x8>;

	reg-names = "pll_base", "gdsc_base";

	/delete-property/ qcom,dsi-pll-ssc-en;

	/delete-property/ qcom,dsi-pll-ssc-mode;

	/delete-property/ qcom,ssc-frequency-hz;

	/delete-property/ qcom,ssc-ppm;

};



&mdss_dsi {

	ranges = <0x1a94000 0x1a94000 0x300

		0x1a94400 0x1a94400 0x400

		0x193e000 0x193e000 0x30

		0x1a96000 0x1a96000 0x300

		0x1a96400 0x1a96400 0x400

		0x193e000 0x193e000 0x30>;

};



&mdss_dsi0 {

	reg = <0x1a94000 0x300>,

		<0x1a94400 0x400>,

		<0x193e000 0x30>;

	reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

	/delete-property/ qcom,platform-strength-ctrl;

	/delete-property/ qcom,platform-bist-ctrl;

	/delete-property/ qcom,platform-regulator-settings;

	/delete-property/ qcom,platform-lane-config;

};



&mdss_dsi1 {

	reg = <0x1a96000 0x300>,

		<0x1a96400 0x400>,

		<0x193e000 0x30>;

	reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

	/delete-property/ qcom,platform-strength-ctrl;

	/delete-property/ qcom,platform-bist-ctrl;

	/delete-property/ qcom,platform-regulator-settings;

	/delete-property/ qcom,platform-lane-config;

};