Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a67596c0 authored by David Collins's avatar David Collins
Browse files

ARM: dts: msm: add conservative VDD_APC0/1 voltage margin for SDM845



Specify a very conservative (100 mV) per-fuse-corner open-loop
voltage margin adjustment for VDD_APC0 and VDD_APC1 supplies
on SDM845 targets.  This ensures that all chips will operate
successfully before characterization can be performed.

Change-Id: Idd4bb3d277c3157ce3d336b1152842534fec2d98
Signed-off-by: default avatarDavid Collins <collinsd@codeaurora.org>
parent 8054e5ed
Loading
Loading
Loading
Loading
+9 −0
Original line number Diff line number Diff line
@@ -114,6 +114,9 @@
					1286400000 1363200000 1440000000
					1516800000 1593600000>;

				qcom,cpr-open-loop-voltage-fuse-adjustment =
					<100000 100000 100000>;

				qcom,allow-voltage-interpolation;
				qcom,allow-quotient-interpolation;
				qcom,cpr-scaled-open-loop-voltage-as-ceiling;
@@ -157,6 +160,9 @@
					 576000000  652800000  729600000
					 806400000  883200000  960000000>;

				qcom,cpr-open-loop-voltage-fuse-adjustment =
					<100000 100000 100000>;

				qcom,allow-voltage-interpolation;
				qcom,allow-quotient-interpolation;
				qcom,cpr-scaled-open-loop-voltage-as-ceiling;
@@ -257,6 +263,9 @@
					1728000000 1804800000 1881600000
					1958400000>;

				qcom,cpr-open-loop-voltage-fuse-adjustment =
					<100000 100000 100000>;

				qcom,allow-voltage-interpolation;
				qcom,allow-quotient-interpolation;
				qcom,cpr-scaled-open-loop-voltage-as-ceiling;