Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9bc7ebcb authored by John Crispin's avatar John Crispin Committed by Ralf Baechle
Browse files

MIPS: lantiq: add missing spi clock on falcon SoC 



Signed-off-by: default avatarThomas Langer <thomas.langer@lantiq.com>
Signed-off-by: default avatarJohn Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/8050/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent eb5dbd22

arch/mips/lantiq/falcon/sysctrl.c

+2 −0
Original line number Diff line number Diff line
@@ -49,6 +49,7 @@ 


/* Activation Status Register */

#define ACTS_ASC0_ACT	0x00001000

#define ACTS_SSC0	0x00002000

#define ACTS_ASC1_ACT	0x00000800

#define ACTS_I2C_ACT	0x00004000

#define ACTS_P0		0x00010000
@@ -259,5 +260,6 @@ void __init ltq_soc_init(void) 
	clkdev_add_sys("1e800600.pad", SYSCTL_SYS1, ACTS_PADCTRL4);

	clkdev_add_sys("1e100b00.serial", SYSCTL_SYS1, ACTS_ASC1_ACT);

	clkdev_add_sys("1e100c00.serial", SYSCTL_SYS1, ACTS_ASC0_ACT);

	clkdev_add_sys("1e100d00.spi", SYSCTL_SYS1, ACTS_SSC0);

	clkdev_add_sys("1e200000.i2c", SYSCTL_SYS1, ACTS_I2C_ACT);

}