Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9787c56e authored by David Daney's avatar David Daney
Browse files

MIPS: OCTEON: Add OCTEON_IRQ_* definitions for cn68XX chips. 



There are 64 workqueue, 32 watchdog, and 4 mbox.

Signed-off-by: default avatarDavid Daney <david.daney@cavium.com>
parent c5aa59e8

arch/mips/include/asm/mach-cavium-octeon/irq.h

+4 −3
Original line number Diff line number Diff line
@@ -21,10 +21,11 @@ enum octeon_irq { 
	OCTEON_IRQ_TIMER,

/* sources in CIU_INTX_EN0 */

	OCTEON_IRQ_WORKQ0,

	OCTEON_IRQ_WDOG0 = OCTEON_IRQ_WORKQ0 + 16,

	OCTEON_IRQ_WDOG15 = OCTEON_IRQ_WDOG0 + 15,

	OCTEON_IRQ_MBOX0 = OCTEON_IRQ_WDOG0 + 16,

	OCTEON_IRQ_WDOG0 = OCTEON_IRQ_WORKQ0 + 64,

	OCTEON_IRQ_MBOX0 = OCTEON_IRQ_WDOG0 + 32,

	OCTEON_IRQ_MBOX1,

	OCTEON_IRQ_MBOX2,

	OCTEON_IRQ_MBOX3,

	OCTEON_IRQ_PCI_INT0,

	OCTEON_IRQ_PCI_INT1,

	OCTEON_IRQ_PCI_INT2,