Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 976ee49d authored by Saranya Chidura's avatar Saranya Chidura
Browse files

coresight:byte-cntr: fix the byte-counter of ETR



When ETR byte-cntr is enabled, ETR triggers an interrupt at
ETRBYTECNT. It indicates atleast 'block_size' bytes of data
is captured in DDR. The Byte-cntr is a 8-byte counter, so
the CSR register ETRBYTECNT is set to 'block_size/8'.

Change-Id: I62871b4a62216f35365ee490f6b0946a039e182e
Signed-off-by: default avatarSaranya Chidura <schidura@codeaurora.org>
parent be5c1d18
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment