Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6976d274 authored by Tomasz Figa's avatar Tomasz Figa Committed by Kukjin Kim
Browse files

clk: exynos4: Export sclk_pcm0 



This clock is used by PCM interface 0.

Signed-off-by: default avatarTomasz Figa <t.figa@samsung.com>
Signed-off-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: default avatarThomas Abraham <thomas.abraham@linaro.org>
Acked-by: default avatarMike Turquette <mturquette@linaro.org>
Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent 69aff2fd

Documentation/devicetree/bindings/clock/exynos4-clock.txt

+1 −0
Original line number Diff line number Diff line
@@ -94,6 +94,7 @@ Exynos4 SoC and this is specified where applicable. 
  sclk_i2s2           168

  sclk_mipihsi        169     Exynos4412

  sclk_mfc            170

  sclk_pcm0           171



	      [Peripheral Clock Gates]

drivers/clk/samsung/clk-exynos4.c

+2 −2
Original line number Diff line number Diff line
@@ -122,7 +122,7 @@ enum exynos4_clks { 
	sclk_sata, sclk_uart0, sclk_uart1, sclk_uart2, sclk_uart3, sclk_uart4,

	sclk_audio1, sclk_audio2, sclk_spdif, sclk_spi0, sclk_spi1, sclk_spi2,

	sclk_slimbus, sclk_fimd1, sclk_mipi1, sclk_pcm1, sclk_pcm2, sclk_i2s1,

	sclk_i2s2, sclk_mipihsi, sclk_mfc,

	sclk_i2s2, sclk_mipihsi, sclk_mfc, sclk_pcm0,



	/* gate clocks */

	fimc0 = 256, fimc1, fimc2, fimc3, csis0, csis1, jpeg, smmu_fimc0,
@@ -411,7 +411,7 @@ struct samsung_div_clock exynos4_div_clks[] __initdata = { 
	DIV(none, "div_fimd0", "mout_fimd0", DIV_LCD0, 0, 4),

	DIV(none, "div_mipi0", "mout_mipi0", DIV_LCD0, 16, 4),

	DIV(none, "div_audio0", "mout_audio0", DIV_MAUDIO, 0, 4),

	DIV(none, "div_pcm0", "sclk_audio0", DIV_MAUDIO, 4, 8),

	DIV(sclk_pcm0, "sclk_pcm0", "sclk_audio0", DIV_MAUDIO, 4, 8),

	DIV(none, "div_mmc0", "mout_mmc0", DIV_FSYS1, 0, 4),

	DIV(none, "div_mmc1", "mout_mmc1", DIV_FSYS1, 16, 4),

	DIV(none, "div_mmc2", "mout_mmc2", DIV_FSYS2, 0, 4),