Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5eb4ef9b authored by Kyle Yan's avatar Kyle Yan
Browse files

ARM: dts: msm: Add additional proxy voted clocks for SDM845 



Add PRNG clock and AXIS2 clock as proxy voted clocks for SDM845
modem PIL.

Change-Id: If4f5fbad2885e430f473e795166c0a958964f599
Signed-off-by: default avatarKyle Yan <kyan@codeaurora.org>
parent f444b814

arch/arm64/boot/dts/qcom/sdm845.dtsi

+5 −3
Original line number Diff line number Diff line
@@ -1221,11 +1221,13 @@ 
			 <&clock_gcc GCC_BOOT_ROM_AHB_CLK>,

			 <&clock_gcc GCC_MSS_GPLL0_DIV_CLK_SRC>,

			 <&clock_gcc GCC_MSS_SNOC_AXI_CLK>,

			 <&clock_gcc GCC_MSS_MFAB_AXIS_CLK>;

			 <&clock_gcc GCC_MSS_AXIS2_CLK>,

			 <&clock_gcc GCC_MSS_MFAB_AXIS_CLK>,

			 <&clock_gcc GCC_PRNG_AHB_CLK>;

		clock-names = "xo", "iface_clk", "bus_clk",

			      "mem_clk", "gpll0_mss_clk", "snoc_axi_clk",

			      "mnoc_axi_clk";

		qcom,proxy-clock-names = "xo";

			      "axis2_clk","mnoc_axi_clk", "prng_clk";

		qcom,proxy-clock-names = "xo", "axis2_clk", "prng_clk";

		qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",

					  "gpll0_mss_clk", "snoc_axi_clk",

					  "mnoc_axi_clk";