Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0856eba7 authored by Tomi Valkeinen's avatar Tomi Valkeinen
Browse files

OMAPDSS: HDMI: fix regsd write 



HDMI PLL's REGSD field is only set by the driver if the PLL's output
clock is over 1GHz. This is clearly an error, as REGSD should be set
always.

Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
parent 88e3c76a

drivers/video/fbdev/omap2/dss/hdmi_pll.c

+4 −5
Original line number Diff line number Diff line
@@ -124,16 +124,15 @@ static int hdmi_pll_config(struct hdmi_pll_data *pll) 
	r = FLD_MOD(r, 0x0, 14, 14);	/* PHY_CLKINEN de-assert during locking */

	r = FLD_MOD(r, fmt->refsel, 22, 21);	/* REFSEL */



	if (fmt->dcofreq) {

		/* divider programming for frequency beyond 1000Mhz */

		REG_FLD_MOD(pll->base, PLLCTRL_CFG3, fmt->regsd, 17, 10);

	if (fmt->dcofreq)

		r = FLD_MOD(r, 0x4, 3, 1);	/* 1000MHz and 2000MHz */

	} else {

	else

		r = FLD_MOD(r, 0x2, 3, 1);	/* 500MHz and 1000MHz */

	}



	hdmi_write_reg(pll->base, PLLCTRL_CFG2, r);



	REG_FLD_MOD(pll->base, PLLCTRL_CFG3, fmt->regsd, 17, 10);



	r = hdmi_read_reg(pll->base, PLLCTRL_CFG4);

	r = FLD_MOD(r, fmt->regm2, 24, 18);

	r = FLD_MOD(r, fmt->regmf, 17, 0);