ARM: dts: msm: Vote for bus_aggr_clk clock by eMMC and UFS on sdm710
Updated gcc_aggre_ufs_phy_axi_clk clock node in eMMC & UFS device node
with corresponding voter clock node, so that both these drivers can
vote for this clock.
On SDM710, both eMMC & UFS drivers need gcc_aggre_ufs_phy_axi_clk for
their respective functionality. So both the drivers should vote this
clock to ensure this clock is enabled while driver is being accessed.
Change-Id: I19df15e24f91951ae2103c18246c98a7d26e36db
Signed-off-by:
Veerabhadrarao Badiganti <vbadigan@codeaurora.org>
Loading
Please register or sign in to comment