Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4b350985 authored by Elliott Hughes's avatar Elliott Hughes
Browse files

riscv64: assume fast unaligned access. 

We have a CTS test for this, so we may as well let the compiler take
advantage!

Test: treehugger
Change-Id: Icb6dc73be5e6da1155f39ca03245ae6b9d24dfb5
parent 4ac292ff

cc/config/riscv64_device.go

+6 −0
Original line number Diff line number Diff line
@@ -27,6 +27,9 @@ var ( 
		"-Werror=implicit-function-declaration",

		"-fno-emulated-tls",

		"-march=rv64gcv_zba_zbb_zbs",

		// Equivalent to "-munaligned-access", but our clang doesn't have that yet.

		"-Xclang -target-feature -Xclang +unaligned-scalar-mem",

		"-Xclang -target-feature -Xclang +unaligned-vector-mem",

	}



	riscv64ArchVariantCflags = map[string][]string{}
@@ -34,6 +37,9 @@ var ( 
	riscv64Ldflags = []string{

		"-Wl,--hash-style=gnu",

		"-march=rv64gcv_zba_zbb_zbs",

		// Equivalent to "-munaligned-access", but our clang doesn't have that yet.

		"-Xclang -target-feature -Xclang +unaligned-scalar-mem",

		"-Xclang -target-feature -Xclang +unaligned-vector-mem",

	}



	riscv64Lldflags = append(riscv64Ldflags,