Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f5dc2a43 authored by Treehugger Robot's avatar Treehugger Robot Committed by Automerger Merge Worker
Browse files

Merge "Add arch variants for Intel Atom CPUs" am: d6184bc4 am: 8165ae07 am: 50b67003 

Original change: https://android-review.googlesource.com/c/platform/build/+/2301583



Change-Id: I38d6846e941c4c49d2c5584072a851afe8182c6e
Signed-off-by: default avatarAutomerger Merge Worker <android-build-automerger-merge-worker@system.gserviceaccount.com>
parents 42ce2b11 50b67003

core/combo/arch/x86/goldmont-plus.mk

0 → 100644
+7 −0
Original line number Diff line number Diff line 
# This file contains feature macro definitions specific to the

# goldmont-plus arch variant.

#

# See build/make/core/combo/arch/x86/x86-atom.mk for differences.

#



ARCH_X86_HAVE_SSE4_1 := true

core/combo/arch/x86/goldmont.mk

0 → 100644
+7 −0
Original line number Diff line number Diff line 
# This file contains feature macro definitions specific to the

# goldmont arch variant.

#

# See build/make/core/combo/arch/x86/x86-atom.mk for differences.

#



ARCH_X86_HAVE_SSE4_1 := true

core/combo/arch/x86/tremont.mk

0 → 100644
+7 −0
Original line number Diff line number Diff line 
# This file contains feature macro definitions specific to the

# tremont arch variant.

#

# See build/make/core/combo/arch/x86/x86-atom.mk for differences.

#



ARCH_X86_HAVE_SSE4_1 := true

core/combo/arch/x86_64/goldmont-plus.mk

0 → 100644
+7 −0
Original line number Diff line number Diff line 
# This file contains feature macro definitions specific to the

# goldmont-plus arch variant.

#

# See build/make/core/combo/arch/x86/x86-atom.mk for differences.

#



ARCH_X86_HAVE_SSE4_1 := true

core/combo/arch/x86_64/goldmont.mk

0 → 100644
+7 −0
Original line number Diff line number Diff line 
# This file contains feature macro definitions specific to the

# goldmont arch variant.

#

# See build/make/core/combo/arch/x86/x86-atom.mk for differences.

#



ARCH_X86_HAVE_SSE4_1 := true