Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 13066a8d authored Jul 31, 2014 by Duane Sand

[MIPSR6] R6 target options for clang

Pass along new R6 target arch options and floating
point register model options to clang.
Also pass along older arch variants.

This patch depends on recent Mips extensions to 3.5 clang.
The new options are rejected by aosp's current 3.5 clang.
This only affects builds for mips32r6/mips64r6, not Android's
default builds for mips32r2.

Change-Id: Ic921dc14ced34a83143a82e322124b3ef035014a

parent d23798bf

core/clang/mips.mk

+0 −8

Original line number	Diff line number	Diff line
		@@ -7,14 +7,6 @@ CLANG_CONFIG_mips_EXTRA_LDFLAGS :=
		# Include common unknown flags
		CLANG_CONFIG_mips_UNKNOWN_CFLAGS := \
		$(CLANG_CONFIG_UNKNOWN_CFLAGS) \
		-mips32 \
		-mips32r2 \
		-mips32r6 \
		-mfp32 \
		-mfp64 \
		-mfpxx \
		-modd-spreg \
		-mno-odd-spreg \
		-fno-strict-volatile-bitfields \
		-fgcse-after-reload \
		-frerun-cse-after-loop \

core/clang/mips64.mk

+0 −1

Original line number	Diff line number	Diff line
		@@ -7,7 +7,6 @@ CLANG_CONFIG_mips64_EXTRA_LDFLAGS :=
		# Include common unknown flags
		CLANG_CONFIG_mips64_UNKNOWN_CFLAGS := \
		$(CLANG_CONFIG_UNKNOWN_CFLAGS) \
		-mips64r6 \
		-fno-strict-volatile-bitfields \
		-fgcse-after-reload \
		-frerun-cse-after-loop \