Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a36946e2 authored by Kuogee Hsieh's avatar Kuogee Hsieh
Browse files

ARM: dts: msm: enable partial update for apq8084



Add partial update configurable parameters to dtsi to enable and
customize partial update feature based on panel requirements.

Change-Id: Ic1dc0778f1c8c8f3c2ddb3452e3570d04c007148
Signed-off-by: default avatarKuogee Hsieh <khsieh@codeaurora.org>
parent 4712ce04
Loading
Loading
Loading
Loading
+4 −0
Original line number Diff line number Diff line
@@ -157,10 +157,14 @@
	qcom,mdss-dsi-bl-pmic-bank-select = <2>;
	qcom,mdss-dsi-pwm-gpio = <&pma8084_gpios 7 0>;
	qcom,cont-splash-enabled;
	qcom,partial-update-enabled;
	qcom,panel-roi-alignment = <4 4 2 2 20 20>;
};

&dsi_dual_jdi_cmd_1 {
	qcom,cont-splash-enabled;
	qcom,partial-update-enabled;
	qcom,panel-roi-alignment = <4 4 2 2 20 20>;
};


+3 −1
Original line number Diff line number Diff line
@@ -41,11 +41,13 @@
		qcom,mdss-dsi-lane-map = "lane_map_0123";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,cmd-sync-wait-broadcast;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-hor-line-idle = 	<0 40 256>,
						<40 120 128>,
						<120 240 64>;
		qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
									04 00];
		qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
+3 −2
Original line number Diff line number Diff line
@@ -41,12 +41,13 @@
		qcom,mdss-dsi-lane-map = "lane_map_0123";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,cmd-sync-wait-broadcast;
		qcom,cmd-sync-wait-trigger;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-hor-line-idle = 	<0 40 256>,
						<40 120 128>,
						<120 240 64>;
		qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
									04 00];
		qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;