+19
−15
Loading
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
Codec power rail has 0.3mA higher sleep current leakage.
This happens due to configuring digital mic clock pin
(DMIC0_CLK,DMIC1_CLK) to GPIO through the TLMM mux register.
This reverts commit 8a3b82c661020e915dfc1be3b77d222019e7da57.
CRs-Fixed: 529174.
Change-Id: I79dbc08d2ed7030245f9da454c20ae483c348f4c
Signed-off-by:
Satish Kamuju <skamuj@codeaurora.org>