Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 18236c81 authored by Pratik Patel's avatar Pratik Patel
Browse files

ARM: dts: msm: add cti devices for remote procs on 8084 



Add CoreSight CTI devices for remote processors to device tree to
allow CoreSight CTI driver to manage them.

Change-Id: Iac386374276c85b6e4ecbedd0282b8558223d69c
Signed-off-by: default avatarPratik Patel <pratikp@codeaurora.org>
parent 88008814

arch/arm/boot/dts/apq8084-coresight.dtsi

+42 −2
Original line number Diff line number Diff line
@@ -370,6 +370,46 @@ 
		coresight-nr-inports = <0>;

	};



	cti_video_cpu0: cti@fc330000 {

		compatible = "arm,coresight-cti";

		reg = <0xfc330000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <29>;

		coresight-name = "coresight-cti-video-cpu0";

		coresight-nr-inports = <0>;

	};



	cti_audio_cpu0: cti@fc33c000 {

		compatible = "arm,coresight-cti";

		reg = <0xfc33c000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <30>;

		coresight-name = "coresight-cti-audio-cpu0";

		coresight-nr-inports = <0>;

	};



	cti_rpm_cpu0: cti@fc360000 {

		compatible = "arm,coresight-cti";

		reg = <0xfc360000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <31>;

		coresight-name = "coresight-cti-rpm-cpu0";

		coresight-nr-inports = <0>;

	};



	cti_vpu_cpu0: cti@fc36b000 {

		compatible = "arm,coresight-cti";

		reg = <0xfc36b000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <32>;

		coresight-name = "coresight-cti-vpu-cpu0";

		coresight-nr-inports = <0>;

	};



	hwevent: hwevent@fd828018 {

		compatible = "qcom,coresight-hwevent";

		reg = <0xfd828018 0x80>,
@@ -378,7 +418,7 @@ 
		      <0xfc401600 0x80>;

		reg-names = "mmss-mux", "apcs-mux", "ppss-mux", "gcc-mux";



		coresight-id = <29>;

		coresight-id = <33>;

		coresight-name = "coresight-hwevent";

		coresight-nr-inports = <0>;
@@ -390,7 +430,7 @@ 
		reg = <0xfc4be024 0x8>;

		reg-names = "fuse-base";



		coresight-id = <30>;

		coresight-id = <34>;

		coresight-name = "coresight-fuse";

		coresight-nr-inports = <0>;

	};