Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit efcf6e2f authored by Stephen Hemminger's avatar Stephen Hemminger Committed by David S. Miller
Browse files

sky2: document GPHY_CTRL bits 



Add documentation of GPHY_CTRL register bits even if driver
is not using them (yet).

Signed-off-by: default avatarStephen Hemminger <shemminger@linux-foundation.org>
Signed-off-by: default avatarJeff Garzik <jeff@garzik.org>
parent 5b296bc9

drivers/net/sky2.h

+22 −0
Original line number Diff line number Diff line
@@ -1850,6 +1850,28 @@ enum { 


/*	GPHY_CTRL		32 bit	GPHY Control Reg (YUKON only) */

enum {

	GPC_TX_PAUSE	= 1<<30, /* Tx pause enabled (ro) */

	GPC_RX_PAUSE	= 1<<29, /* Rx pause enabled (ro) */

	GPC_SPEED	= 3<<27, /* PHY speed (ro) */

	GPC_LINK	= 1<<26, /* Link up (ro) */

	GPC_DUPLEX	= 1<<25, /* Duplex (ro) */

	GPC_CLOCK	= 1<<24, /* 125Mhz clock stable (ro) */



	GPC_PDOWN	= 1<<23, /* Internal regulator 2.5 power down */

	GPC_TSTMODE	= 1<<22, /* Test mode */

	GPC_REG18	= 1<<21, /* Reg18 Power down */

	GPC_REG12SEL	= 3<<19, /* Reg12 power setting */

	GPC_REG18SEL	= 3<<17, /* Reg18 power setting */

	GPC_SPILOCK	= 1<<16, /* SPI lock (ASF) */



	GPC_LEDMUX	= 3<<14, /* LED Mux */

	GPC_INTPOL	= 1<<13, /* Interrupt polarity */

	GPC_DETECT	= 1<<12, /* Energy detect */

	GPC_1000HD	= 1<<11, /* Enable 1000Mbit HD */

	GPC_SLAVE	= 1<<10, /* Slave mode */

	GPC_PAUSE	= 1<<9, /* Pause enable */

	GPC_LEDCTL	= 3<<6, /* GPHY Leds */



	GPC_RST_CLR	= 1<<1,	/* Clear GPHY Reset */

	GPC_RST_SET	= 1<<0,	/* Set   GPHY Reset */

};