Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ebc9197b authored by Raghavendra Kakarla's avatar Raghavendra Kakarla
Browse files

ARM: dts: msm: Add SPI config regs base address for all targets 



Add base address of shared SPI config registers for all targets
and provided name as "spi_cfg_regs".

Change-Id: I0138f9367a6619a4a3e3af39a6a7f6deee0637c4
Signed-off-by: default avatarRaghavendra Kakarla <rkakarla@codeaurora.org>
parent 9897d106

arch/arm64/boot/dts/qcom/qcs405-pinctrl.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -15,6 +15,7 @@ 
	tlmm: pinctrl@1000000 {

		compatible = "qcom,qcs405-pinctrl";

		reg = <0x1000000 0x200000>;

		reg-names = "pinctrl";

		interrupts-extended = <&wakegic GIC_SPI 208 IRQ_TYPE_NONE>;

		gpio-controller;

		#gpio-cells = <2>;

arch/arm64/boot/dts/qcom/sdmmagpie-pinctrl.dtsi

+2 −1
Original line number Diff line number Diff line
@@ -13,7 +13,8 @@ 
&soc {

	tlmm: pinctrl@3400000 {

		compatible = "qcom,sdmmagpie-pinctrl";

		reg = <0x03400000 0xdc2000>;

		reg = <0x03400000 0xdc2000>, <0x17c000f0 0x60>;

		reg-names = "pinctrl", "spi_cfg";

		interrupts = <0 208 0>;

		gpio-controller;

		#gpio-cells = <2>;

arch/arm64/boot/dts/qcom/sdmshrike-pinctrl.dtsi

+2 −1
Original line number Diff line number Diff line
@@ -13,7 +13,8 @@ 
&soc {

	tlmm: pinctrl@3000000 {

		compatible = "qcom,sdmshrike-pinctrl";

		reg = <0x03000000 0xdd2000>;

		reg = <0x03000000 0xdd2000>, <0x17c000f0 0x60>;

		reg-names = "pinctrl", "spi_cfg";

		interrupts = <0 208 0>;

		gpio-controller;

		#gpio-cells = <2>;

arch/arm64/boot/dts/qcom/sdxprairie-pinctrl.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -15,6 +15,7 @@ 
		compatible = "qcom,sdxprairie-pinctrl";

		reg = <0xf100000 0x300000>,

			<0xb204900 0x280>;

		reg-names = "pinctrl", "pdc";

		interrupts = <GIC_SPI 212 0>;

		gpio-controller;

		#gpio-cells = <2>;

arch/arm64/boot/dts/qcom/sm6150-pinctrl.dtsi

+2 −1
Original line number Diff line number Diff line
@@ -15,7 +15,8 @@ 
&soc {

	tlmm: pinctrl@03000000 {

		compatible = "qcom,sm6150-pinctrl";

		reg = <0x03000000 0xdc2000>;

		reg = <0x03000000 0xdc2000>, <0x17c000f0 0x60>;

		reg-names = "pinctrl", "spi_cfg";

		interrupts = <0 208 0>;

		gpio-controller;

		#gpio-cells = <2>;