Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bb402902 authored by Meng Wang's avatar Meng Wang Committed by Gerrit - the friendly Code Review server
Browse files

asoc: wcd934x: update register default values before post SSR 



Update register default values before post SSR to avoid codec nack issue.

Change-Id: Ibf1e3275d27c4b65ab179b9ddc5a51621c89eab7
Signed-off-by: default avatarMeng Wang <mwang@codeaurora.org>
parent d6a2b818

asoc/codecs/wcd934x/wcd934x.c

+1 −1
Original line number Diff line number Diff line
@@ -10021,8 +10021,8 @@ static int tavil_post_reset_cb(struct wcd9xxx *wcd9xxx) 
	else if (control->mclk_rate == WCD934X_MCLK_CLK_9P6MHZ)

		snd_soc_update_bits(codec, WCD934X_CODEC_RPM_CLK_MCLK_CFG,

				    0x03, 0x01);

	wcd_resmgr_post_ssr_v2(tavil->resmgr);

	tavil_update_reg_defaults(tavil);

	wcd_resmgr_post_ssr_v2(tavil->resmgr);

	tavil_codec_init_reg(tavil);

	__tavil_enable_efuse_sensing(tavil);

	tavil_mclk2_reg_defaults(tavil);