Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8679ac97 authored by Gilad Broner's avatar Gilad Broner Committed by Can Guo
Browse files

scsi: ufs-qcom: change device reference clock control 



As of HW major version 2, bit 'UFS_DEV_REF_CLK_EN' which is used to
gate/ungate the ref_clk to external UFS device, was moved into the
UFS register space to UFS_CFG1 register. This change adds support
to appropriately control the device reference clock and it also
adds the missing documentation for the device reference clock control
register address space.

Change-Id: I66a6a75dc5a1cf130b1cee90ae20f9f950edfb3a
Signed-off-by: default avatarGilad Broner <gbroner@codeaurora.org>
[subhashj@codeaurora.org: resolved trivial merge conflicts]
Signed-off-by: default avatarSubhash Jadavani <subhashj@codeaurora.org>
[cang@codeaurora.org: Resolved trivial merge conflicts]
Signed-off-by: default avatarCan Guo <cang@codeaurora.org>
parent e8603b56

Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt

+3 −1
Original line number Diff line number Diff line
@@ -11,6 +11,8 @@ Required properties: 
					  "qcom,ufshc"

- interrupts        : <interrupt mapping for UFS host controller IRQ>

- reg               : <registers mapping>

		      first entry should contain UFS host controller register address space (mandatory),

                      second entry is the device ref. clock control register map (optional).



Optional properties:

- phys                  : phandle to UFS PHY node
@@ -57,7 +59,7 @@ regulators or clocks are always on. 
Example:

	ufshc@0xfc598000 {

		compatible = "jedec,ufs-1.1";

		reg = <0xfc598000 0x800>;

		reg = <0xfc598000 0x800>, <0xfd512074 0x4>;

		interrupts = <0 28 0>;



		ufs-qcom-crypto = <&ufs_ice>;