Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit fd527142 authored by Qiwei Liu's avatar Qiwei Liu
Browse files

msm: vidc: refine clock voting for vsp and turbo



- update vsp cycles from 0.7 to 0.5 bits/cycle per
  system team updated spec.
- don't decrement clock for turbo or when clock_voting
  is manually specified.

Change-Id: Id6ce1d87cf6f854cdee45c3504dcf15e950e2927
Signed-off-by: default avatarQiwei Liu <qiweil@codeaurora.org>
parent b49748ed
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment