Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fcf17a43 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/gfx8: KIQ is also disabled when MEC is disabled



Set the ready flag to reflect this.

Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 11250164
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -4565,6 +4565,7 @@ static void gfx_v8_0_cp_compute_enable(struct amdgpu_device *adev, bool enable)
		WREG32(mmCP_MEC_CNTL, (CP_MEC_CNTL__MEC_ME1_HALT_MASK | CP_MEC_CNTL__MEC_ME2_HALT_MASK));
		for (i = 0; i < adev->gfx.num_compute_rings; i++)
			adev->gfx.compute_ring[i].ready = false;
		adev->gfx.kiq.ring.ready = false;
	}
	udelay(50);
}