Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f64b8843 authored by Steve Wise's avatar Steve Wise Committed by Roland Dreier
Browse files

RDMA/cxgb4: Update some HW limits 



Signed-off-by: default avatarSteve Wise <swise@opengridcomputing.com>
Signed-off-by: default avatarRoland Dreier <rolandd@cisco.com>
parent 25737bd4

drivers/infiniband/hw/cxgb4/t4.h

+9 −8
Original line number Original line Diff line number Diff line
@@ -41,11 +41,13 @@ 
#define T4_MAX_NUM_QP (1<<16)

#define T4_MAX_NUM_QP (1<<16)

#define T4_MAX_NUM_CQ (1<<15)

#define T4_MAX_NUM_CQ (1<<15)

#define T4_MAX_NUM_PD (1<<15)

#define T4_MAX_NUM_PD (1<<15)

#define T4_MAX_PBL_SIZE 256

#define T4_EQ_STATUS_ENTRIES (L1_CACHE_BYTES > 64 ? 2 : 1)

#define T4_MAX_RQ_SIZE 1024

#define T4_MAX_EQ_SIZE (65520 - T4_EQ_STATUS_ENTRIES)

#define T4_MAX_SQ_SIZE 1024

#define T4_MAX_IQ_SIZE (65520 - 1)

#define T4_MAX_RQ_SIZE (8192 - T4_EQ_STATUS_ENTRIES)

#define T4_MAX_SQ_SIZE (T4_MAX_EQ_SIZE - 1)

#define T4_MAX_QP_DEPTH (T4_MAX_RQ_SIZE - 1)

#define T4_MAX_QP_DEPTH (T4_MAX_RQ_SIZE - 1)

#define T4_MAX_CQ_DEPTH 8192

#define T4_MAX_CQ_DEPTH (T4_MAX_IQ_SIZE - 1)

#define T4_MAX_NUM_STAG (1<<15)

#define T4_MAX_NUM_STAG (1<<15)

#define T4_MAX_MR_SIZE (~0ULL - 1)

#define T4_MAX_MR_SIZE (~0ULL - 1)

#define T4_PAGESIZE_MASK 0xffff000  /* 4KB-128MB */

#define T4_PAGESIZE_MASK 0xffff000  /* 4KB-128MB */
@@ -79,12 +81,11 @@ struct t4_status_page { 
			sizeof(struct fw_ri_isgl)) / sizeof(struct fw_ri_sge))

			sizeof(struct fw_ri_isgl)) / sizeof(struct fw_ri_sge))

#define T4_MAX_FR_IMMD ((T4_SQ_NUM_BYTES - sizeof(struct fw_ri_fr_nsmr_wr) - \

#define T4_MAX_FR_IMMD ((T4_SQ_NUM_BYTES - sizeof(struct fw_ri_fr_nsmr_wr) - \

			sizeof(struct fw_ri_immd)))

			sizeof(struct fw_ri_immd)))

#define T4_MAX_FR_DEPTH 255

#define T4_MAX_FR_DEPTH (T4_MAX_FR_IMMD / sizeof(u64))





#define T4_RQ_NUM_SLOTS 2

#define T4_RQ_NUM_SLOTS 2

#define T4_RQ_NUM_BYTES (T4_EQ_SIZE * T4_RQ_NUM_SLOTS)

#define T4_RQ_NUM_BYTES (T4_EQ_SIZE * T4_RQ_NUM_SLOTS)

#define T4_MAX_RECV_SGE ((T4_RQ_NUM_BYTES - sizeof(struct fw_ri_recv_wr) - \

#define T4_MAX_RECV_SGE 4

			sizeof(struct fw_ri_isgl)) / sizeof(struct fw_ri_sge))





union t4_wr {

union t4_wr {

	struct fw_ri_res_wr res;

	struct fw_ri_res_wr res;