Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f3698ccb authored by Christian Lütke-Stetzkamp's avatar Christian Lütke-Stetzkamp Committed by Greg Kroah-Hartman
Browse files

staging: mt7621-mmc: Remove code for not existent config



The MT7621|7628_FPGA config flags are non existent in the tree, so
code guarded by this flags can be removed.

Signed-off-by: default avatarChristian Lütke-Stetzkamp <christian@lkamp.de>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent a7e7c261
Loading
Loading
Loading
Loading
+1 −11
Original line number Original line Diff line number Diff line
@@ -588,16 +588,6 @@ static void msdc_set_mclk(struct msdc_host *host, int ddr, unsigned int hz)


	msdc_irq_save(flags);
	msdc_irq_save(flags);


#if defined(CONFIG_MT7621_FPGA) || defined(CONFIG_MT7628_FPGA)
	mode = 0x0; /* use divisor */
	if (hz >= (hclk >> 1)) {
		div  = 0;         /* mean div = 1/2 */
		sclk = hclk >> 1; /* sclk = clk / 2 */
	} else {
		div  = (hclk + ((hz << 2) - 1)) / (hz << 2);
		sclk = (hclk >> 2) / div;
	}
#else
	if (ddr) {
	if (ddr) {
		mode = 0x2; /* ddr mode and use divisor */
		mode = 0x2; /* ddr mode and use divisor */
		if (hz >= (hclk >> 2)) {
		if (hz >= (hclk >> 2)) {
@@ -621,7 +611,7 @@ static void msdc_set_mclk(struct msdc_host *host, int ddr, unsigned int hz)
			sclk = (hclk >> 2) / div;
			sclk = (hclk >> 2) / div;
		}
		}
	}
	}
#endif

	/* set clock mode and divisor */
	/* set clock mode and divisor */
	sdr_set_field(MSDC_CFG, MSDC_CFG_CKMOD, mode);
	sdr_set_field(MSDC_CFG, MSDC_CFG_CKMOD, mode);
	sdr_set_field(MSDC_CFG, MSDC_CFG_CKDIV, div);
	sdr_set_field(MSDC_CFG, MSDC_CFG_CKDIV, div);