Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit df2f3c48 authored by Jagan Teki's avatar Jagan Teki Committed by Michal Simek
Browse files

arm: dts: zynq: Add MicroZed board support 



Added basic dts support for MicroZed board.

- UART
- SDHCI
- Ethernet

Cc: Soren Brinkmann <soren.brinkmann@xilinx.com>
Cc: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: default avatarJagan Teki <jteki@openedev.com>
Signed-off-by: default avatarMichal Simek <michal.simek@xilinx.com>
parent 995966cc

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -897,6 +897,7 @@ dtb-$(CONFIG_ARCH_VT8500) += \ 
	wm8750-apc8750.dtb \

	wm8850-w70v2.dtb

dtb-$(CONFIG_ARCH_ZYNQ) += \

	zynq-microzed.dtb \

	zynq-parallella.dtb \

	zynq-zc702.dtb \

	zynq-zc706.dtb \

arch/arm/boot/dts/zynq-microzed.dts

0 → 100644
+96 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2011 - 2014 Xilinx

 * Copyright (C) 2016 Jagan Teki <jteki@openedev.com>

 *

 * This software is licensed under the terms of the GNU General Public

 * License version 2, as published by the Free Software Foundation, and

 * may be copied, distributed, and modified under those terms.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */

/dts-v1/;

/include/ "zynq-7000.dtsi"



/ {

	model = "Zynq MicroZED Development Board";

	compatible = "xlnx,zynq-microzed", "xlnx,zynq-7000";



	aliases {

		ethernet0 = &gem0;

		serial0 = &uart1;

	};



	memory {

		device_type = "memory";

		reg = <0x0 0x40000000>;

	};



	chosen {

		bootargs = "earlycon";

		stdout-path = "serial0:115200n8";

	};



	usb_phy0: phy0 {

		compatible = "usb-nop-xceiv";

		#phy-cells = <0>;

	};

};



&clkc {

	ps-clk-frequency = <33333333>;

};



&gem0 {

	status = "okay";

	phy-mode = "rgmii-id";

	phy-handle = <&ethernet_phy>;



	ethernet_phy: ethernet-phy@0 {

		reg = <0>;

	};

};



&sdhci0 {

	status = "okay";

};



&uart1 {

	status = "okay";

};



&usb0 {

	status = "okay";

	dr_mode = "host";

	usb-phy = <&usb_phy0>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_usb0_default>;

};



&pinctrl0 {

	pinctrl_usb0_default: usb0-default {

		mux {

			groups = "usb0_0_grp";

			function = "usb0";

		};



		conf {

			groups = "usb0_0_grp";

			slew-rate = <0>;

			io-standard = <1>;

		};



		conf-rx {

			pins = "MIO29", "MIO31", "MIO36";

			bias-high-impedance;

		};



		conf-tx {

			pins = "MIO28", "MIO30", "MIO32", "MIO33", "MIO34",

			       "MIO35", "MIO37", "MIO38", "MIO39";

			bias-disable;

		};

	};

};