Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit da457d57 authored by Michal Simek's avatar Michal Simek
Browse files

ARM: zynq: Fix W=1 dtc 1.4 warnings 



The patch removes these warnings reported by dtc 1.4:
Warning (unit_address_vs_reg): Node /pmu has a reg or ranges property,
but no unit name
Warning (unit_address_vs_reg): Node /fixedregulator@0 has a unit name,
but no reg property
Warning (unit_address_vs_reg): Node /memory has a reg or ranges
property, but no unit name

Signed-off-by: default avatarMichal Simek <michal.simek@xilinx.com>
Reviewed-by: default avatarJulia Cartwright <julia@ni.com>
Series-to: arm-soc
parent 7fe91fcc

arch/arm/boot/dts/zynq-7000.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -42,14 +42,14 @@ 
		};

	};



	pmu {

	pmu@f8891000 {

		compatible = "arm,cortex-a9-pmu";

		interrupts = <0 5 4>, <0 6 4>;

		interrupt-parent = <&intc>;

		reg = < 0xf8891000 0x1000 0xf8893000 0x1000 >;

	};



	regulator_vccpint: fixedregulator@0 {

	regulator_vccpint: fixedregulator {

		compatible = "regulator-fixed";

		regulator-name = "VCCPINT";

		regulator-min-microvolt = <1000000>;

arch/arm/boot/dts/zynq-parallella.dts

+1 −1
Original line number Diff line number Diff line
@@ -28,7 +28,7 @@ 
		serial0 = &uart1;

	};



	memory {

	memory@0 {

		device_type = "memory";

		reg = <0x0 0x40000000>;

	};

arch/arm/boot/dts/zynq-zc702.dts

+1 −1
Original line number Diff line number Diff line
@@ -24,7 +24,7 @@ 
		serial0 = &uart1;

	};



	memory {

	memory@0 {

		device_type = "memory";

		reg = <0x0 0x40000000>;

	};

arch/arm/boot/dts/zynq-zc706.dts

+1 −1
Original line number Diff line number Diff line
@@ -24,7 +24,7 @@ 
		serial0 = &uart1;

	};



	memory {

	memory@0 {

		device_type = "memory";

		reg = <0x0 0x40000000>;

	};

arch/arm/boot/dts/zynq-zed.dts

+1 −1
Original line number Diff line number Diff line
@@ -23,7 +23,7 @@ 
		serial0 = &uart1;

	};



	memory {

	memory@0 {

		device_type = "memory";

		reg = <0x0 0x20000000>;

	};