Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit b693bfdc authored by Siddartha Mohanadoss's avatar Siddartha Mohanadoss
Browse files

msm: mhi_dev: Support M2 autonomous mode



PCIe specification supports L1ss sleep/exit. This enables
MHI clients the ability to request link inactivity notification
by programming the link inactivity timer with the PCIe end point.
MHI device driver then switches to M2 state and suspends all
activity for transfers on the device and requests PCIe end point
driver to disable the end point. Upon link activity
PCIe end point driver exits L1ss sleep and notifies MHI
device to transition to M0 state and handle the host
requests. Prevent suspend when enabling endpoint.

Change-Id: I0955ae284382b51be3dadeb61129013f4e7fc863
Signed-off-by: default avatarSiddartha Mohanadoss <smohanad@codeaurora.org>
parent 2f9f03a7
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment