Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 9d6a1e4b authored by David Collins's avatar David Collins
Browse files

clk: qcom: scc-sm8150: update PLL and RCG clock configurations



Change the scc_pll configurations to correctly use a post-div of
2 for scc_pll_out_even.  Also remove the CLK_SET_RATE_PARENT flag
for all RCGs since their parent PLLs all have fixed rates.

Change-Id: I9105f55ddeace91e6940f0e9cd5c08383e33c5f5
Signed-off-by: default avatarDavid Collins <collinsd@codeaurora.org>
parent 4719c01d
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment