Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9c768207 authored by Masanari Iida's avatar Masanari Iida Committed by Jiri Kosina
Browse files

treewide: Fix typos in various drivers



Fix typos in printk within various drivers.

Signed-off-by: default avatarMasanari Iida <standby24x7@gmail.com>
Signed-off-by: default avatarJiri Kosina <jkosina@suse.cz>
parent e41e85cc
Loading
Loading
Loading
Loading
+1 −1
Original line number Original line Diff line number Diff line
@@ -136,7 +136,7 @@ int xc_request_firmware(struct xc *x)
	if (head->magic != 0x4e657458) {
	if (head->magic != 0x4e657458) {
		if (head->magic == 0x5874654e) {
		if (head->magic == 0x5874654e) {
			dev_err(x->dev,
			dev_err(x->dev,
			    "firmware magic is 'XteN'. Endianess problems?\n");
			    "firmware magic is 'XteN'. Endianness problems?\n");
			ret = -ENODEV;
			ret = -ENODEV;
			goto exit_release_firmware;
			goto exit_release_firmware;
		}
		}
+1 −1
Original line number Original line Diff line number Diff line
@@ -56,7 +56,7 @@ config SEC_IRQ_PRIORITY_LEVELS
	default 7
	default 7
	range 0 7
	range 0 7
	help
	help
	  Devide the total number of interrupt priority levels into sub-levels.
	  Divide the total number of interrupt priority levels into sub-levels.
	  There is 2 ^ (SEC_IRQ_PRIORITY_LEVELS + 1) different levels.
	  There is 2 ^ (SEC_IRQ_PRIORITY_LEVELS + 1) different levels.


endmenu
endmenu
+1 −1
Original line number Original line Diff line number Diff line
@@ -948,7 +948,7 @@ static int GetDeviceCapabilities(struct drxk_state *state)
		state->m_oscClockFreq = 20250;
		state->m_oscClockFreq = 20250;
		break;
		break;
	default:
	default:
		printk(KERN_ERR "drxk: Clock Frequency is unkonwn\n");
		printk(KERN_ERR "drxk: Clock Frequency is unknown\n");
		return -EINVAL;
		return -EINVAL;
	}
	}
	/*
	/*
+1 −1
Original line number Original line Diff line number Diff line
@@ -371,7 +371,7 @@ static irqreturn_t emmaprp_irq(int irq_emma, void *data)
	if (!curr_ctx->aborting) {
	if (!curr_ctx->aborting) {
		if ((irqst & PRP_INTR_ST_RDERR) ||
		if ((irqst & PRP_INTR_ST_RDERR) ||
		(irqst & PRP_INTR_ST_CH2WERR)) {
		(irqst & PRP_INTR_ST_CH2WERR)) {
			pr_err("PrP bus error ocurred, this transfer is probably corrupted\n");
			pr_err("PrP bus error occurred, this transfer is probably corrupted\n");
			writel(PRP_CNTL_SWRST, pcdev->base_emma + PRP_CNTL);
			writel(PRP_CNTL_SWRST, pcdev->base_emma + PRP_CNTL);
		} else if (irqst & PRP_INTR_ST_CH2B1CI) { /* buffer ready */
		} else if (irqst & PRP_INTR_ST_CH2B1CI) { /* buffer ready */
			src_vb = v4l2_m2m_src_buf_remove(curr_ctx->m2m_ctx);
			src_vb = v4l2_m2m_src_buf_remove(curr_ctx->m2m_ctx);
+2 −2
Original line number Original line Diff line number Diff line
@@ -66,13 +66,13 @@ rproc_elf_sanity_check(struct rproc *rproc, const struct firmware *fw)
		return -EINVAL;
		return -EINVAL;
	}
	}


	/* We assume the firmware has the same endianess as the host */
	/* We assume the firmware has the same endianness as the host */
# ifdef __LITTLE_ENDIAN
# ifdef __LITTLE_ENDIAN
	if (ehdr->e_ident[EI_DATA] != ELFDATA2LSB) {
	if (ehdr->e_ident[EI_DATA] != ELFDATA2LSB) {
# else /* BIG ENDIAN */
# else /* BIG ENDIAN */
	if (ehdr->e_ident[EI_DATA] != ELFDATA2MSB) {
	if (ehdr->e_ident[EI_DATA] != ELFDATA2MSB) {
# endif
# endif
		dev_err(dev, "Unsupported firmware endianess\n");
		dev_err(dev, "Unsupported firmware endianness\n");
		return -EINVAL;
		return -EINVAL;
	}
	}


Loading