Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9a89abbe authored by Veera Vegivada's avatar Veera Vegivada
Browse files

clk: qcom: sm8150: Add support for enabling the critical clocks 



Add pm_ops to re-enable the critical clocks in the restore path.
Re-enable critical clocks based on the new compatible for SA.
Update Documentation bindings for SA8155 variant.

Change-Id: Iae820237b31bcd302c20a8288711c06066f55fa2
Signed-off-by: default avatarVeera Vegivada <vvegivad@codeaurora.org>
parent 0c420cea

Documentation/devicetree/bindings/clock/qcom,camcc.txt

+2 −0
Original line number Diff line number Diff line
@@ -5,6 +5,8 @@ Required properties : 
- compatible : must contain one of the following:

		"qcom,camcc-sm8150",

		"qcom,camcc-sm8150-v2",

		"qcom,camcc-sa8155",

		"qcom,camcc-sa8155-v2",

		"qcom,camcc-sdmshrike",

		"qcom,camcc-sm6150",

		"qcom,camcc-sdmmagpie",

Documentation/devicetree/bindings/clock/qcom,gcc.txt

+2 −0
Original line number Diff line number Diff line
@@ -20,6 +20,8 @@ Required properties : 
			"qcom,gcc-mdm9615"

			"qcom,gcc-sm8150"

			"qcom,gcc-sm8150-v2"

			"qcom,gcc-sa8155"

			"qcom,gcc-sa8155-v2"

			"qcom,gcc-sdmshrike"

			"qcom,gcc-qcs405"

			"qcom,gcc-mdss-qcs405"

Documentation/devicetree/bindings/clock/qcom,gpucc.txt

+1 −0
Original line number Diff line number Diff line
@@ -4,6 +4,7 @@ Qualcomm Technologies, Inc. Graphics Clock & Reset Controller Binding 
Required properties :

- compatible : shall contain one of the following:

		"qcom,gpucc-sm8150",

		"qcom,gpucc-sa8155",

		"qcom,gpucc-sdmshrike",

		"qcom,gpucc-sm6150",

		"qcom,gpucc-sdmmagpie",

Documentation/devicetree/bindings/clock/qcom,npucc.txt

+1 −0
Original line number Diff line number Diff line
@@ -3,6 +3,7 @@ Qualcomm Technologies, Inc. NPU Clock & Reset Controller Binding 


Required properties :

- compatible : must contain "qcom,npucc-sm8150" or "qcom,npucc-sm8150-v2"

		or "qcom,npucc-sa8155" or "qcom,npucc-sa8155-v2"

		or "qcom,npucc-sdmmagpie" or "qcom,atoll-npucc".

- reg : shall contain base register location and length.

- reg-names: names of registers listed in the same order as in

Documentation/devicetree/bindings/clock/qcom,videocc.txt

+1 −0
Original line number Diff line number Diff line
@@ -2,6 +2,7 @@ Qualcomm Technologies, Inc. Video Clock & Reset Controller Bindings 


Required properties:

- compatible: shall contain "qcom,videocc-sm8150" or "qcom,videocc-sm8150-v2" or

				"qcom,videocc-sa8155" or "qcom,videocc-sa8155-v2" or

				"qcom,videocc-sm6150", "qcom,videocc-sdmmagpie" or

				"qcom,videocc-trinket" or "qcom,videocc-sa6155" or

				"qcom,atoll-videocc".