Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 950ecffb authored by Suresh Kumar Allam's avatar Suresh Kumar Allam Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: qcom: limit sdhci clk rate to 100MHz for sdio



we see sdhci cmd timedout errors on sdio slot which is
used by wlan driver on mdm9607.
Fix the issue by limiting clock rate from 200MHz to
100MHz.

Change-Id: Ibe13fa5e9a526ad68983f1a33607fbed4e76e1b3
Signed-off-by: default avatarSuresh Kumar Allam <allamsuresh@codeaurora.org>
Signed-off-by: default avatarSivasri Kumar Vanka <sivasri@codeaurora.org>
parent b13c25ab
Loading
Loading
Loading
Loading
+1 −2
Original line number Diff line number Diff line
@@ -849,8 +849,7 @@
		      <&tlmm_pinmux 12 0>; /* DATA3 */
		qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
			200000000>;
		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000>;

		clock-names = "iface_clk", "core_clk";
		clocks = <&clock_gcc clk_gcc_sdcc1_ahb_clk>,