Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8f9ffecf authored by Richard Zhao's avatar Richard Zhao Committed by Shawn Guo
Browse files

dts/imx: rename uart labels to consistent with hw spec



UART1/UART2/... is more readable than UART0/UART1/... .
Remove redundant UART comments.

Signed-off-by: default avatarRichard Zhao <richard.zhao@linaro.org>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 4d191868
Loading
Loading
Loading
Loading
+3 −3
Original line number Diff line number Diff line
@@ -40,7 +40,7 @@
					status = "okay";
				};

				uart2: uart@7000c000 { /* UART3 */
				uart3: uart@7000c000 {
					fsl,uart-has-rtscts;
					status = "okay";
				};
@@ -90,12 +90,12 @@
				reg = <0x73fa8000 0x4000>;
			};

			uart0: uart@73fbc000 {
			uart1: uart@73fbc000 {
				fsl,uart-has-rtscts;
				status = "okay";
			};

			uart1: uart@73fc0000 {
			uart2: uart@73fc0000 {
				status = "okay";
			};
		};
+6 −6
Original line number Diff line number Diff line
@@ -14,9 +14,9 @@

/ {
	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial0 = &uart1;
		serial1 = &uart2;
		serial2 = &uart3;
	};

	tzic: tz-interrupt-controller@e0000000 {
@@ -86,7 +86,7 @@
					status = "disabled";
				};

				uart2: uart@7000c000 { /* UART3 */
				uart3: uart@7000c000 {
					compatible = "fsl,imx51-uart", "fsl,imx21-uart";
					reg = <0x7000c000 0x4000>;
					interrupts = <33>;
@@ -171,14 +171,14 @@
				status = "disabled";
			};

			uart0: uart@73fbc000 {
			uart1: uart@73fbc000 {
				compatible = "fsl,imx51-uart", "fsl,imx21-uart";
				reg = <0x73fbc000 0x4000>;
				interrupts = <31>;
				status = "disabled";
			};

			uart1: uart@73fc0000 {
			uart2: uart@73fc0000 {
				compatible = "fsl,imx51-uart", "fsl,imx21-uart";
				reg = <0x73fc0000 0x4000>;
				interrupts = <32>;
+1 −1
Original line number Diff line number Diff line
@@ -44,7 +44,7 @@
				reg = <0x53fa8000 0x4000>;
			};

			uart0: uart@53fbc000 { /* UART1 */
			uart1: uart@53fbc000 {
				status = "okay";
			};
		};
+1 −1
Original line number Diff line number Diff line
@@ -75,7 +75,7 @@
				reg = <0x53fa8000 0x4000>;
			};

			uart0: uart@53fbc000 { /* UART1 */
			uart1: uart@53fbc000 {
				status = "okay";
			};
		};
+1 −1
Original line number Diff line number Diff line
@@ -49,7 +49,7 @@
				reg = <0x53fa8000 0x4000>;
			};

			uart0: uart@53fbc000 { /* UART1 */
			uart1: uart@53fbc000 {
				status = "okay";
			};
		};
Loading