Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 873a9f92 authored by dpyun's avatar dpyun Committed by Da Hoon Pyun
Browse files

msm: npu: Add NPU driver V2 to support atoll 



NPU 2.0 is used on atoll, so add NPU driver v2 to support it.

Change-Id: Iaecb57a2dc04088a54604d4f0ea61ba161609d8b
Signed-off-by: default avatarDa Hoon Pyun <dpyun@codeaurora.org>
parent 18f3e888

drivers/media/platform/msm/Kconfig

+1 −0
Original line number Diff line number Diff line
@@ -60,5 +60,6 @@ endif # MSMB_CAMERA 
source "drivers/media/platform/msm/vidc/Kconfig"

source "drivers/media/platform/msm/sde/Kconfig"

source "drivers/media/platform/msm/npu/Kconfig"

source "drivers/media/platform/msm/npu_v2/Kconfig"

source "drivers/media/platform/msm/dvb/Kconfig"

source "drivers/media/platform/msm/broadcast/Kconfig"

drivers/media/platform/msm/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -4,6 +4,7 @@ 
#

obj-y += sde/

obj-$(CONFIG_MSM_NPU) += npu/

obj-$(CONFIG_MSM_NPU_V2) += npu_v2/

obj-$(CONFIG_MSM_VIDC_V4L2) += vidc/

obj-$(CONFIG_SPECTRA_CAMERA) += camera/

obj-$(CONFIG_MSM_AIS) += ais/

drivers/media/platform/msm/npu_v2/Kconfig

0 → 100644
+9 −0
Original line number Diff line number Diff line 
config MSM_NPU_V2

	tristate "QTI MSM Neural Processing Unit support V2"

	depends on ARCH_QCOM && MSM_NPU=n

	help

	  Enable support for Neural Processing Unit V2.0

	  for specific QTI chipsets.

	  This module serves as the common driver

	  for npu which provides acceleration for neural

	  network processing.

drivers/media/platform/msm/npu_v2/Makefile

0 → 100644
+7 −0
Original line number Diff line number Diff line 
obj-$(CONFIG_MSM_NPU_V2)      := msm_npu.o

msm_npu-objs := npu_dbg.o \

                npu_dev.o \

                npu_debugfs.o \

                npu_host_ipc.o \

                npu_hw_access.o \

                npu_mgr.o

drivers/media/platform/msm/npu_v2/npu_common.h

0 → 100644
+340 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the

 * GNU General Public License for more details.

 */



#ifndef _NPU_COMMON_H

#define _NPU_COMMON_H



/* -------------------------------------------------------------------------

 * Includes

 * -------------------------------------------------------------------------

 */

#include <asm/dma-iommu.h>

#include <linux/cdev.h>

#include <linux/delay.h>

#include <linux/interrupt.h>

#include <linux/mailbox_controller.h>

#include <linux/mailbox_client.h>

#include <linux/module.h>

#include <linux/msm_npu.h>

#include <linux/slab.h>

#include <linux/types.h>

#include <linux/uaccess.h>

#include <linux/mailbox/qmp.h>

#include <linux/msm-bus.h>

#include <linux/mailbox_controller.h>

#include <linux/reset.h>



#include "npu_mgr.h"



/* -------------------------------------------------------------------------

 * Defines

 * -------------------------------------------------------------------------

 */

#define NPU_MAX_MBOX_NUM	    4

#define NPU_MBOX_LOW_PRI	    0

#define NPU_MBOX_HIGH_PRI	    1



#define DEFAULT_REG_DUMP_NUM	64

#define ROW_BYTES 16

#define GROUP_BYTES 4



#define NUM_MAX_CLK_NUM			48

#define NPU_MAX_REGULATOR_NUM	2

#define NPU_MAX_DT_NAME_LEN	    21

#define NPU_MAX_PWRLEVELS		8

#define NPU_MAX_STATS_BUF_SIZE 16384

#define NPU_MAX_BW_DEVS			4



enum npu_power_level {

	NPU_PWRLEVEL_MINSVS = 0,

	NPU_PWRLEVEL_LOWSVS,

	NPU_PWRLEVEL_SVS,

	NPU_PWRLEVEL_SVS_L1,

	NPU_PWRLEVEL_NOM,

	NPU_PWRLEVEL_NOM_L1,

	NPU_PWRLEVEL_TURBO,

	NPU_PWRLEVEL_TURBO_L1,

	NPU_PWRLEVEL_OFF = 0xFFFFFFFF,

};



#define NPU_ERR(fmt, args...)                            \

	pr_err("NPU_ERR: %s: %d " fmt, __func__,  __LINE__, ##args)

#define NPU_WARN(fmt, args...)                           \

	pr_warn("NPU_WARN: %s: %d " fmt, __func__,  __LINE__, ##args)

#define NPU_INFO(fmt, args...)                           \

	pr_info("NPU_INFO: %s: %d " fmt, __func__,  __LINE__, ##args)

#define NPU_DBG(fmt, args...)                           \

	pr_debug("NPU_DBG: %s: %d " fmt, __func__,  __LINE__, ##args)



/* -------------------------------------------------------------------------

 * Data Structures

 * -------------------------------------------------------------------------

 */

struct npu_smmu_ctx {

	int domain;

	struct dma_iommu_mapping *mmu_mapping;

	struct reg_bus_client *reg_bus_clt;

	int32_t attach_cnt;

};



struct npu_ion_buf {

	int fd;

	struct dma_buf *dma_buf;

	struct dma_buf_attachment *attachment;

	struct sg_table *table;

	dma_addr_t iova;

	uint32_t size;

	void *phys_addr;

	void *buf;

	struct list_head list;

};



struct npu_clk {

	struct clk *clk;

	char clk_name[NPU_MAX_DT_NAME_LEN];

	struct reset_control *reset;

};



struct npu_regulator {

	struct regulator *regulator;

	char regulator_name[NPU_MAX_DT_NAME_LEN];

};



struct npu_debugfs_ctx {

	struct dentry *root;

	uint32_t reg_off;

	uint32_t reg_cnt;

	char *buf;

	size_t buf_len;

	uint8_t *log_buf;

	struct mutex log_lock;

	uint32_t log_num_bytes_buffered;

	uint32_t log_read_index;

	uint32_t log_write_index;

	uint32_t log_buf_size;

};



struct npu_mbox {

	struct mbox_client client;

	struct mbox_chan *chan;

	struct npu_device *npu_dev;

	uint32_t id;

	uint32_t client_id;

	uint32_t signal_id;

	bool send_data_pending;

};



/**

 * struct npul_pwrlevel - Struct holding different pwrlevel info obtained from

 * from dtsi file

 * @pwr_level:           NPU power level

 * @freq[]:              NPU frequency vote in Hz

 */

struct npu_pwrlevel {

	uint32_t pwr_level;

	long clk_freq[NUM_MAX_CLK_NUM];

};



/*

 * struct npu_reg - Struct holding npu register information

 * @ off - register offset

 * @ val - register value

 * @ valid - if register value is valid

 */

struct npu_reg {

	uint32_t off;

	uint32_t val;

	bool valid;

};



/**

 * struct npu_pwrctrl - Power control settings for a NPU device

 * @pwr_vote_num - voting information for power enable

 * @pwrlevels - List of supported power levels

 * @active_pwrlevel - The currently active power level

 * @default_pwrlevel - device wake up power level

 * @max_pwrlevel - maximum allowable powerlevel per the user

 * @min_pwrlevel - minimum allowable powerlevel per the user

 * @num_pwrlevels - number of available power levels

 * @cdsprm_pwrlevel - maximum power level from cdsprm

 * @fmax_pwrlevel - maximum power level from qfprom fmax setting

 * @uc_pwrlevel - power level from user driver setting

 * @perf_mode_override - perf mode from sysfs to override perf mode

 *                       settings from user driver

 * @devbw - bw device

 */

struct npu_pwrctrl {

	int32_t pwr_vote_num;



	struct npu_pwrlevel pwrlevels[NPU_MAX_PWRLEVELS];

	uint32_t active_pwrlevel;

	uint32_t default_pwrlevel;

	uint32_t max_pwrlevel;

	uint32_t min_pwrlevel;

	uint32_t num_pwrlevels;



	struct device *devbw[NPU_MAX_BW_DEVS];

	uint32_t devbw_num;

	uint32_t bwmon_enabled;

	uint32_t uc_pwrlevel;

	uint32_t cdsprm_pwrlevel;

	uint32_t fmax_pwrlevel;

	uint32_t perf_mode_override;

};



/**

 * struct npu_thermalctrl - Thermal control settings for a NPU device

 * @max_state - maximum thermal mitigation state

 * @current_state - current thermal mitigation state

 * @pwr_level -power level that thermal control requested

 */

struct npu_thermalctrl {

	unsigned long max_state;

	unsigned long current_state;

	uint32_t pwr_level;

};



#define NPU_MAX_IRQ		8



struct npu_irq {

	char *name;

	int irq;

	int irq_type;

	irq_handler_t handler;

};



struct npu_io_data {

	size_t size;

	phys_addr_t phy_addr;

	void __iomem *base;

};



#define MAX_PATHS	2

#define DBL_BUF	2

#define MBYTE (1ULL << 20)



struct npu_bwctrl {

	struct msm_bus_vectors vectors[MAX_PATHS * DBL_BUF];

	struct msm_bus_paths bw_levels[DBL_BUF];

	struct msm_bus_scale_pdata bw_data;

	uint32_t bus_client;

	int cur_ab;

	int cur_ib;

	int cur_idx;

	uint32_t num_paths;

};



struct mbox_bridge_data {

	struct mbox_controller mbox;

	struct mbox_chan *chans;

	void *priv_data;

};



struct npu_device {

	struct mutex dev_lock;



	struct platform_device *pdev;



	dev_t dev_num;

	struct cdev cdev;

	struct class *class;

	struct device *device;



	struct npu_io_data core_io;

	struct npu_io_data tcm_io;

	struct npu_io_data cc_io;

	struct npu_io_data qdsp_io;

	struct npu_io_data apss_shared_io;

	struct npu_io_data qfprom_io;



	uint32_t core_clk_num;

	struct npu_clk core_clks[NUM_MAX_CLK_NUM];



	uint32_t regulator_num;

	struct npu_regulator regulators[NPU_MAX_DT_NAME_LEN];



	struct npu_irq irq[NPU_MAX_IRQ];

	bool irq_enabled;



	struct device *cb_device;



	struct npu_host_ctx host_ctx;

	struct npu_smmu_ctx smmu_ctx;

	struct npu_debugfs_ctx debugfs_ctx;



	struct npu_mbox *mbox_aop;

	struct npu_mbox mbox[NPU_MAX_MBOX_NUM];

	struct mbox_bridge_data mbox_bridge_data;



	struct thermal_cooling_device *tcdev;

	struct npu_pwrctrl pwrctrl;

	struct npu_thermalctrl thermalctrl;

	struct npu_bwctrl bwctrl;



	struct llcc_slice_desc *sys_cache;

	uint32_t execute_v2_flag;

	bool cxlimit_registered;



	uint32_t hw_version;

};



struct npu_kevent {

	struct list_head list;

	struct msm_npu_event evt;

	uint64_t reserved[4];

};



struct npu_client {

	struct npu_device *npu_dev;

	wait_queue_head_t wait;



	struct mutex list_lock;

	struct list_head evt_list;

	struct list_head mapped_buffer_list;

};



struct ipcc_mbox_chan {

	u16 client_id;

	u16 signal_id;

	struct mbox_chan *chan;

	struct npu_mbox *npu_mbox;

	struct npu_device *npu_dev;

};



/* -------------------------------------------------------------------------

 * Function Prototypes

 * -------------------------------------------------------------------------

 */

int npu_debugfs_init(struct npu_device *npu_dev);

void npu_debugfs_deinit(struct npu_device *npu_dev);



int npu_enable_core_power(struct npu_device *npu_dev);

void npu_disable_core_power(struct npu_device *npu_dev);

int npu_enable_post_pil_clocks(struct npu_device *npu_dev);

void npu_disable_post_pil_clocks(struct npu_device *npu_dev);



irqreturn_t npu_ipc_intr_hdlr(int irq, void *ptr);

irqreturn_t npu_general_intr_hdlr(int irq, void *ptr);

irqreturn_t npu_err_intr_hdlr(int irq, void *ptr);

irqreturn_t npu_wdg_intr_hdlr(int irq, void *ptr);



int npu_set_uc_power_level(struct npu_device *npu_dev,

	uint32_t pwr_level);

int npu_set_power_level(struct npu_device *npu_dev, bool notify_cxlimit);



int enable_fw(struct npu_device *npu_dev);

void disable_fw(struct npu_device *npu_dev);

int load_fw(struct npu_device *npu_dev);

int unload_fw(struct npu_device *npu_dev);

int npu_set_bw(struct npu_device *npu_dev, int new_ib, int new_ab);



#endif /* _NPU_COMMON_H */