Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 85a0a619 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add dts file for kdump kernel on sa8195"

parents 81afe2c0 20a9b4ef

arch/arm64/boot/dts/qcom/Makefile

+2 −1
Original line number Diff line number Diff line
@@ -225,7 +225,8 @@ dtb-$(CONFIG_ARCH_SDMSHRIKE) += sdmshrike-rumi.dtb \ 
	sdmshrike-mtp.dtb \

	sdmshrike-cdp.dtb \

	sdmshrike-v2-mtp.dtb \

	sa8195p-adp-star.dtb

	sa8195p-adp-star.dtb \

	sa8195p-v2-adp-air-capture.dtb

endif



ifeq ($(CONFIG_BUILD_ARM64_DT_OVERLAY),y)

arch/arm64/boot/dts/qcom/sa8195-capture.dtsi

0 → 100644
+404 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2020, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



/dts-v1/;



#include "skeleton64.dtsi"

#include <dt-bindings/clock/qcom,gcc-sdmshrike.h>

#include <dt-bindings/clock/qcom,rpmh.h>

#include <dt-bindings/regulator/qcom,rpmh-regulator.h>

#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/soc/qcom,tcs-mbox.h>

#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/input/input.h>

#include <dt-bindings/msm/msm-bus-ids.h>



/ {



	model = "Qualcomm Technologies, Inc. SDMSHRIKE";

	compatible = "qcom,sdmshrike";

	qcom,msm-name = "SDMSHRIKE";

	qcom,msm-id = <340 0x10000>;

	interrupt-parent = <&intc>;

	cpus {

		#address-cells = <0x2>;

		#size-cells = <0x0>;



		CPU0: cpu@0 {

			device_type = "cpu";

			compatible = "arm,armv8";

			reg = <0x0 0x0>;

			enable-method = "psci";

			next-level-cache = <&L2_0>;

			#cooling-cells = <0x2>;



			L2_0: l2-cache {

				compatible = "arm,arch-cache";

				cache-level = <0x2>;

				next-level-cache = <&L3_0>;

				L3_0: l3-cache {

					compatible = "arm,arch-cache";

					cache-level = <0x3>;

				};

			};



			L1_I_0: l1-icache {

				compatible = "arm,arch-cache";

				qcom,dump-size = <0xa000>;

			};



			L1_D_0: l1-dcache {

				compatible = "arm,arch-cache";

				qcom,dump-size = <0xa000>;

			};



		};

	};



	soc: soc { } ;

	chosen {

		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";

	};



	aliases {

		serial0 = &qupv3_se12_2uart;

		serial1 = "/soc/qcom,qup_uart@0xa90000";

	};



	memory {

		device_type = "memory";

		reg = <0x1 0x40000000 0x0 0x20000000>;

	};



	psci {

		compatible = "arm,psci-1.0";

		method = "smc";

	};

};



#include "sdmshrike-gdsc.dtsi"



&soc {

	status = "ok";

	#address-cells = <0x1>;

	#size-cells = <0x1>;

	ranges = <0x0 0x0 0x0 0xffffffff>;

	compatible = "simple-bus";



	intc: interrupt-controller@17a00000 {

		compatible = "arm,gic-v3";

		#interrupt-cells = <3>;

		interrupt-controller;

		#redistributor-regions = <1>;

		redistributor-stride = <0x0 0x20000>;

		reg = <0x17a00000 0x10000>,     /* GICD */

		      <0x17a60000 0x100000>;    /* GICR * 8 */

		interrupts = <1 9 4>;

		interrupt-parent = <&intc>;

	};



	clock_gcc: qcom,gcc@100000 {

		compatible = "qcom,gcc-sdmshrike", "syscon";

		reg = <0x100000 0x1f0000>;

		reg-names = "cc_base";

		vdd_cx-supply = <&VDD_CX_LEVEL>;

		vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;

		vdd_mm-supply = <&VDD_MMCX_LEVEL>;

		#clock-cells = <0x1>;

		#reset-cells = <0x1>;

	};



	timer {

		compatible = "arm,armv8-timer";

		interrupts = <1 1 0xf08>,

			     <1 2 0xf08>,

			     <1 3 0xf08>,

			     <1 0 0xf08>;

		clock-frequency = <19200000>;

	};



	timer@0x17c20000 {

		#address-cells = <0x1>;

		#size-cells = <0x1>;

		ranges;

		compatible = "arm,armv7-timer-mem";

		reg = <0x17c20000 0x1000>;

		clock-frequency = <19200000>;



		frame@0x17c21000 {

			frame-number = <0>;

			interrupts = <0 7 0x4>,

				     <0 6 0x4>;

			reg = <0x17c21000 0x1000>,

			      <0x17c22000 0x1000>;

		};

	};



	wdog: qcom,wdt@17c10000 {

		compatible = "qcom,msm-watchdog";

		reg = <0x17c10000 0x1000>;

		reg-names = "wdt-base";

		interrupts = <0 0 0>, <0 1 0>;

		qcom,bark-time = <11000>;

		qcom,pet-time = <9360>;

		qcom,ipi-ping;

		qcom,wakeup-enable;

	};



	apps_rsc: mailbox@18220000 {

		compatible = "qcom,tcs-drv";

		status="ok";

		label = "apps_rsc";

		reg = <0x18220000 0x100>, <0x18220d00 0x3000>;

		interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;

		#mbox-cells = <1>;

		qcom,drv-id = <2>;

		qcom,tcs-config = <ACTIVE_TCS  2>,

				  <SLEEP_TCS   3>,

				  <WAKE_TCS    3>,

				  <CONTROL_TCS 1>;

	};



	clock_rpmh: qcom,rpmhclk {

		compatible = "qcom,rpmh-clk-sdmshrike";

		mboxes = <&apps_rsc 0>;

		mbox-names = "apps";

		#clock-cells = <1>;

	};



	disp_rsc: mailbox@af20000 {

		compatible = "qcom,tcs-drv";

		label = "display_rsc";

		reg = <0xaf20000 0x100>, <0xaf21c00 0x3000>;

		interrupts = <0 129 0>;

		#mbox-cells = <1>;

		qcom,drv-id = <0>;

		qcom,tcs-config = <SLEEP_TCS   1>,

				  <WAKE_TCS    1>,

				  <ACTIVE_TCS  2>,

				  <CONTROL_TCS 0>;

		status = "disabled";

	};



	qmp_aop: qcom,qmp-aop@c300000 {

		compatible = "qcom,qmp-mbox";

		reg = <0xc300000 0x1000>, <0x17c0000C 0x4>;

		reg-names = "msgram", "irq-reg-base";

		qcom,irq-mask = <0x1>;

		interrupts = <GIC_SPI 389 IRQ_TYPE_EDGE_RISING>;



		label = "aop";

		qcom,early-boot;

		priority = <0>;

		mbox-desc-offset = <0x0>;

		#mbox-cells = <1>;

	};



	cmd_db: qcom,cmd-db@c3f000c {

		compatible = "qcom,cmd-db";

		reg = <0xc3f000c 8>;

	};



	qupv3_1: qcom,qupv3_1_geni_se@ac0000 {

		compatible = "qcom,qupv3-geni-se";

		reg = <0xac0000 0x6000>;

		qcom,bus-mas-id = <MSM_BUS_MASTER_QUP_1>;

		qcom,bus-slv-id = <MSM_BUS_SLAVE_EBI_CH0>;

		qcom,iommu-s1-bypass;



		iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {

			compatible = "qcom,qupv3-geni-se-cb";

			iommus = <&apps_smmu 0x603 0x0>;

		};



	};

	/* 2-wire UART */



	/* Debug UART Instance for CDP/MTP platform */

	qupv3_se12_2uart: qcom,qup_uart@0xa90000 {

		compatible = "qcom,msm-geni-console";

		reg = <0xa90000 0x4000>;

		reg-names = "se_phys";

		clock-names = "se-clk", "m-ahb", "s-ahb";

		clocks = <&clock_gcc GCC_QUPV3_WRAP1_S4_CLK>,

			<&clock_gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,

			<&clock_gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;

		pinctrl-names = "default", "sleep";

		pinctrl-0 = <&qupv3_se12_2uart_active>;

		pinctrl-1 = <&qupv3_se12_2uart_sleep>;

		interrupts = <GIC_SPI 357 0>;

		qcom,wrapper-core = <&qupv3_1>;

		status = "ok";

	};



	apps_smmu: apps-smmu@0x15000000 {

		compatible = "qcom,qsmmu-v500";

		reg = <0x15000000 0x100000>,

			<0x15182000 0x20>;

		reg-names = "base", "tcu-base";

		#iommu-cells = <2>;

		qcom,skip-init;

		qcom,use-3-lvl-tables;

		qcom,disable-atos;

		#global-interrupts = <1>;

		#size-cells = <1>;

		#address-cells = <1>;

		ranges;

		interrupts =	<GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 644 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 769 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 770 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 771 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 772 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 774 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 775 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 776 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 777 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 778 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 779 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 780 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 781 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 782 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 783 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 784 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 785 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 786 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 787 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 788 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 789 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH>;

		qcom,msm-bus,name = "apps_smmu";

		qcom,msm-bus,num-cases = <2>;

		qcom,msm-bus,active-only;

		qcom,msm-bus,num-paths = <1>;

		qcom,msm-bus,vectors-KBps =

			<MSM_BUS_MASTER_GEM_NOC_SNOC>,

			<MSM_BUS_SLAVE_IMEM_CFG>,

			<0 0>,

			<MSM_BUS_MASTER_GEM_NOC_SNOC>,

			<MSM_BUS_SLAVE_IMEM_CFG>,

			<0 1000>;

	};



};







#include "sdmshrike-regulators.dtsi"

#include "sdmshrike-pinctrl.dtsi"

#include "sdmshrike-bus.dtsi"

arch/arm64/boot/dts/qcom/sa8195p-v2-adp-air-capture.dts

0 → 100644
+22 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2020, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



/dts-v1/;



#include "sa8195-capture.dtsi"



/ {

	model = "Qualcomm Technologies, Inc. SA8195P V2 ADP AIR Capture";

	compatible = "qcom,sa8195p-v2-adp-air", "qcom,sa8195p", "qcom,adp-air";

	qcom,board-id = <0x02010019 0>;

};