Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 859ffdff authored by Tony Truong's avatar Tony Truong Committed by Gerrit - the friendly Code Review server
Browse files

dt-bindings: msi: devicetree documentation for MSM PCIe MSI 



Add initial devicetree documentation for MSM PCIe MSI
controller.

Change-Id: Ie50409ba6af6cff78891d380959c2e3c1e75f97a
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent 369c726e

Documentation/devicetree/bindings/pci/msm_pcie_msi.txt

0 → 100644
+69 −0
Original line number Diff line number Diff line 
* MSM PCIe MSI controller



- compatible:

	Usage: required

	Value type: <stringlist>

	Definition: Value to identify this is a MSM PCIe MSI controller



- msi-controller:

	Usage: required

	Value type: <bool>

	Definition: Indicates that this is a MSM PCIe MSI controller node



- reg:

	Usage: required

	Value type: <prop-encoded-array>

	Definition: Physical QGIC address (0x17a00040), MSI message address



-interrupt-parent:

	Usage: required

	Value type: <phandle>

	Definition: Phandle of the interrupt controller that services

		interrupts for this device



-interrupts:

	Usage: required

	Value type: <prop-encoded-array>

	Definition: Array of tuples which describe interrupt lines for PCIe MSI



=======

Example

=======

pci_msi: qcom,pci_msi {

	compatible = "qcom,pci-msi";

	msi-controller;

	reg = <0x17a00040 0x0 0x0 0x0 0xff>;

	interrupt-parent = <&pdc>;

	interrupts = <GIC_SPI 832 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 833 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 834 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 835 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 836 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 837 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 838 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 839 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 840 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 841 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 842 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 843 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 844 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 845 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 846 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 847 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 848 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 849 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 850 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 851 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 852 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 853 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 854 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 855 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 856 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 857 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 858 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 859 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 860 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 861 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 862 IRQ_TYPE_EDGE_RISING>,

		<GIC_SPI 863 IRQ_TYPE_EDGE_RISING>;

};