Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 7fd5216a authored by Deepak Katragadda's avatar Deepak Katragadda
Browse files

clk: qcom: Enforce ordering between the GCC and multimedia CC drivers



On SDM855, the DISPCC, CAMCC, and VIDEOCC registers are inaccessible
until the GCC driver probes and enables the relevant multimedia AHB
clocks. Enforce this order by getting the AHB clock handles from the
respective multimedia clock controllers explicitly.

Change-Id: I3e2390207f445799f8610bb82d7e4d4d89650866
Signed-off-by: default avatarDeepak Katragadda <dkatraga@codeaurora.org>
parent 058dad3c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment