Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7ef3b44c authored by Jacob Chen's avatar Jacob Chen Committed by Mauro Carvalho Chehab
Browse files

[media] dt-bindings: Document the Rockchip RGA bindings



Add DT bindings documentation for Rockchip RGA

Signed-off-by: default avatarJacob Chen <jacob-chen@iotwrt.com>
Signed-off-by: default avatarYakir Yang <ykk@rock-chips.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarHans Verkuil <hansverk@cisco.com>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@osg.samsung.com>
parent 8382e556
Loading
Loading
Loading
Loading
+33 −0
Original line number Original line Diff line number Diff line
device-tree bindings for rockchip 2D raster graphic acceleration controller (RGA)

RGA is a standalone 2D raster graphic acceleration unit. It accelerates 2D
graphics operations, such as point/line drawing, image scaling, rotation,
BitBLT, alpha blending and image blur/sharpness.

Required properties:
- compatible: value should be one of the following
		"rockchip,rk3288-rga";
		"rockchip,rk3399-rga";

- interrupts: RGA interrupt specifier.

- clocks: phandle to RGA sclk/hclk/aclk clocks

- clock-names: should be "aclk", "hclk" and "sclk"

- resets: Must contain an entry for each entry in reset-names.
  See ../reset/reset.txt for details.
- reset-names: should be "core", "axi" and "ahb"

Example:
SoC-specific DT entry:
	rga: rga@ff680000 {
		compatible = "rockchip,rk3399-rga";
		reg = <0xff680000 0x10000>;
		interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
		clock-names = "aclk", "hclk", "sclk";

		resets = <&cru SRST_RGA_CORE>, <&cru SRST_A_RGA>, <&cru SRST_H_RGA>;
		reset-names = "core, "axi", "ahb";
	};