Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 762ad017 authored by Vijayavardhan Vennapusa's avatar Vijayavardhan Vennapusa Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Disable PCIe l0s low power mode for QCS405



With some PCIe endpoints, link down interrupt is being triggered on RC
side after endpoint enumeration if l0s is enabled. As workaround,
suggestion is to disable l0s low power mode. Hence disable l0s low power
mode for QCS405 to avoid PCIe link down issue.

Change-Id: I6e52bd8c5afa824f2d88fda29069fb56fddf8043
Signed-off-by: default avatarVijayavardhan Vennapusa <vvreddy@codeaurora.org>
parent dfbfc899
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment