Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6ef2bdd4 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add swao csr node for SDM855"

parents 4a088a4c b855bea4

arch/arm64/boot/dts/qcom/sdm855-coresight.dtsi

+22 −3
Original line number Diff line number Diff line 
/* Copyright (c) 2017, The Linux Foundation. All rights reserved.

/* Copyright (c) 2017-2018, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -146,7 +146,7 @@ 
		reg-names = "tmc-base";



		coresight-name = "coresight-tmc-etf-swao";



		coresight-csr = <&csr>;

		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";
@@ -318,6 +318,7 @@ 


		coresight-name = "coresight-tmc-etr";

		coresight-ctis = <&cti0>;

		coresight-csr = <&csr>;



		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";
@@ -342,6 +343,7 @@ 


		coresight-name = "coresight-tmc-etf";

		coresight-ctis = <&cti0>;

		coresight-csr = <&csr>;

		arm,default-sink;



		clocks = <&clock_aop QDSS_CLK>;
@@ -455,7 +457,7 @@ 
			    "ddr-ch23-ctrl";



		coresight-name = "coresight-hwevent";



		coresight-csr = <&csr>;

		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";

	};
@@ -466,6 +468,23 @@ 
		reg-names = "csr-base";



		coresight-name = "coresight-csr";

		qcom,usb-bam-support;

		qcom,hwctrl-set-support;

		qcom,set-byte-cntr-support;



		qcom,blk-size = <1>;

	};



	swao_csr: csr@6b0e000 {

		compatible = "qcom,coresight-csr";

		reg = <0x6b0e000 0x1000>;

		reg-names = "csr-base";



		coresight-name = "coresight-swao-csr";

		qcom,timestamp-support;



		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";



		qcom,blk-size = <1>;

	};