Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6e79d4a9 authored by Sudharsan Reddy Yettapu's avatar Sudharsan Reddy Yettapu Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: Add mdm9607 mpm device configuration 



Add wakegic, wakegpio mpm device node to support hierarchy
of irq_domain, XO clock handling is depricated in the new
mpm driver code.

Change-Id: I996b44d646bd73cf64e87f63d31df474da9b46f0
Signed-off-by: default avatarSudharsan Reddy Yettapu <syepattu@codeaurora.org>
Signed-off-by: default avatarSivasri Kumar Vanka <sivasri@codeaurora.org>
parent 540d8cb5

arch/arm64/boot/dts/qcom/mdm9607-pinctrl.dtsi

+3 −1
Original line number Diff line number Diff line
@@ -15,10 +15,12 @@ 
	tlmm_pinmux: pinctrl@1000000 {

		compatible = "qcom,mdm9607-pinctrl";

		reg = <0x1000000 0x300000>;

		interrupts = <0 208 0>;

		reg-names = "pinctrl";

		interrupts-extended = <&wakegic GIC_SPI 208 IRQ_TYPE_NONE>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-controller;

		interrupt-parent = <&wakegpio>;

		#interrupt-cells = <2>;

		qcom,tlmm-emmc-boot-select = <0x1>;

arch/arm64/boot/dts/qcom/mdm9607-pm.dtsi

+0 −105
Original line number Diff line number Diff line
@@ -119,111 +119,6 @@ 
		};

	};



	qcom,mpm@601d0 {

		compatible = "qcom,mpm-v2";

		reg = <0x601d0 0x1000>, /* MSM_RPM_MPM_BASE 4K */

		    <0xb011008 0x4>;

		reg-names = "vmpm", "ipc";

		interrupts = <0 171 1>;

		clocks = <&clock_gcc clk_xo_lpm_clk>;

		clock-names = "xo";

		qcom,ipc-bit-offset = <1>;

		qcom,gic-parent = <&intc>;

		qcom,gic-map = <2 216>, /* tsens_upper_lower_int */

			<49 172>, /* usb1_hs_async_wakeup_irq */

			<51 174>, /* usb2_hs_async_wakeup_irq */

			<53 104>, /* mdss_irq */

			<58 166>, /* usb_hs_irq */

			<62 222>, /* ee0_apps_hlos_spmi_periph_irq */

			<0xff 18>,  /* WDT_biteInt */

			<0xff 19>,  /* WDT_barkInt */

			<0xff 35>,  /* CTI_SPI_intx */

			<0xff 38>,  /* QTMR_qgicFrm0VirtIrq */

			<0xff 47>,

			<0xff 56>,  /* q6_wdog_expired_irq */

			<0xff 57>,  /* mss_to_apps_irq(0) */

			<0xff 58>,  /* mss_to_apps_irq(1) */

			<0xff 59>,  /* mss_to_apps_irq(2) */

			<0xff 60>,  /* mss_to_apps_irq(3) */

			<0xff 61>,  /* mss_a2_bam_irq */

			<0xff 77>,  /* qpic_bam_irq[1] */

			<0xff 114>, /* qdsd_intr_out */

			<0xff 130>, /* peripheral_irq[9] */

			<0xff 131>, /* qup_irq */

			<0xff 140>, /* uart_dm_intr */

			<0xff 153>, /* peripheral_irq[4] */

			<0xff 155>, /* sdc1_irq(0) */

			<0xff 157>, /* sdc2_irq(0) */

			<0xff 161>, /* qpic_nandc_op_done_irq */

			<0xff 163>, /* qpic_lcdc_irq */

			<0xff 164>, /* qpic_bam_irq[0] */

			<0xff 168>,

			<0xff 170>, /* sdc1_pwr_cmd_irq */

			<0xff 173>, /* hsic_core_irq */

			<0xff 192>, /* audio_out0_irq */

			<0xff 198>, /* qdss_etrbytecnt_irq */

			<0xff 200>, /* rpm_ipc(4) */

			<0xff 201>, /* rpm_ipc(5) */

			<0xff 202>, /* rpm_ipc(6) */

			<0xff 203>, /* rpm_ipc(7) */

			<0xff 204>, /* rpm_ipc(24) */

			<0xff 205>, /* rpm_ipc(25) */

			<0xff 206>, /* rpm_ipc(26) */

			<0xff 207>, /* rpm_ipc(27) */

			<0xff 208>, /* rbif_irq[0] */

			<0xff 215>, /* o_bimc_intr */

			<0xff 224>, /* spdm_realtime_irq(1) */

			<0xff 239>, /* crypto_bam_irq[1]*/

			<0xff 240>, /* summary_irq_kpss */

			<0xff 244>, /* bam_irq[2] */

			<0xff 253>, /* sdc2_pwr_cmd_irq */

			<0xff 269>, /* rpm_wdog_expired_irq */

			<0xff 270>, /* bam_irq[0] */

			<0xff 275>, /* rpm_ipc(30) */

			<0xff 276>; /* rpm_ipc(31) */



		qcom,gpio-parent = <&tlmm_pinmux>;

		qcom,gpio-map = <3  16>,

			<4  5>,

			<5  11>,

			<6  12>,

			<7  3>,

			<8  17>,

			<9  9>,

			<10  13>,

			<11  1>,

			<12  20>,

			<13  21>,

			<14  22>,

			<15  75>,

			<16  74>,

			<17  28>,

			<18  44>,

			<19  26>,

			<20  43>,

			<21  42>,

			<22  29>,

			<23  69>,

			<24  30>,

			<25  37>,

			<26  25>,

			<27  71>,

			<28  34>,

			<29  55>,

			<30  8>,

			<31  40>,

			<32  48>,

			<33  52>,

			<34  57>,

			<35  62>,

			<36  66>,

			<37  59>,

			<38  79>,

			<39  38>,

			<40  63>,

			<41  76>;

	};



	qcom,pm@8600664 {

		compatible = "qcom,pm";

		reg = <0x8600664 0x40>;

arch/arm64/boot/dts/qcom/mdm9607.dtsi

+20 −0
Original line number Diff line number Diff line
@@ -117,6 +117,26 @@ 
		      <0x0b002000 0x1000>;

	};



	wakegic: wake-gic {

		compatible = "qcom,mpm-gic-mdm9607", "qcom,mpm-gic";

		interrupts-extended = <&wakegic GIC_SPI 171

					 IRQ_TYPE_EDGE_RISING>;

		reg = <0x601d0 0x1000>, /* MSM_RPM_MPM_BASE 4K */

			<0xb011008 0x4>;

		reg-names = "vmpm", "ipc";

		qcom,num-mpm-irqs = <64>;

		interrupt-controller;

		interrupt-parent = <&intc>;

		#interrupt-cells = <3>;

	};



	 wakegpio: wake-gpio {

		compatible = "qcom,mpm-gpio-mdm9607", "qcom,mpm-gpio";

		interrupt-controller;

		interrupt-parent = <&intc>;

		#interrupt-cells = <2>;

	};



	qcom,mpm2-sleep-counter@4a3000 {

		compatible = "qcom,mpm2-sleep-counter";

		reg = <0x4a3000 0x1000>;