Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6516504d authored by Tony Truong's avatar Tony Truong Committed by Gerrit - the friendly Code Review server
Browse files

dt-bindings: pcie: add bandwidth scale table 



Add devicetree entry for bandwidth scale table. Each PCIe Gen
speed have different CX and rate change frequency requirement.
Capture each setting in devicetree.

Change-Id: I70edb491e4ee1bb4ca307f81b0e29544e54d948e
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent 822f170a

Documentation/devicetree/bindings/pci/msm_pcie.txt

+2 −0
Original line number Diff line number Diff line
@@ -78,6 +78,8 @@ Optional Properties: 
  - qcom,phy-sequence: The initialization sequence to bring up the PCIe PHY.

    Should be specified in groups (offset, value, delay).

    Should be specified in groups (offset, value, delay).

  - qcom,bw-scale: Table of CX voltage and rate change clock frequency pair

    for PCIe bandwidth scaling.

  - qcom,use-19p2mhz-aux-clk: The frequency of PCIe AUX clock is 19.2MHz.

  - qcom,boot-option: Bits that alter PCIe bus driver boot sequence.

    Below details what happens when each bit is set